Unverified Commit 18790b1b authored by Peter Ujfalusi's avatar Peter Ujfalusi Committed by Mark Brown
Browse files

ASoC: dt-bindings: ti, j721e-cpb-audio: Document support for j7200-cpb 



j721e or j7200 SOM can be attached to the same Common Processor Board (CPB)

With the j7200 SOM only the 48KHz family parent clock is available and
McASP0 is used for the audio.

Signed-off-by: default avatarPeter Ujfalusi <peter.ujfalusi@ti.com>
Link: https://lore.kernel.org/r/20200910124110.19361-2-peter.ujfalusi@ti.com


Signed-off-by: default avatarMark Brown <broonie@kernel.org>
parent a0822e3e

Documentation/devicetree/bindings/sound/ti,j721e-cpb-audio.yaml

+70 −22
Original line number Diff line number Diff line
@@ -18,18 +18,25 @@ description: | 
  PLL15 (for 44.1KHz). The same PLLs are used for McASP10's AUXCLK clock via

  different HSDIVIDER.



  Clocking setup for 48KHz family:

  Clocking setup for j721e:

    48KHz family:

    PLL4 ---> PLL4_HSDIV0 ---> MCASP10_AUXCLK ---> McASP10.auxclk

          |-> PLL4_HSDIV2 ---> AUDIO_REFCLK2  ---> pcm3168a.SCKI



  Clocking setup for 44.1KHz family:

    44.1KHz family:

    PLL15 ---> PLL15_HSDIV0 ---> MCASP10_AUXCLK ---> McASP10.auxclk

           |-> PLL15_HSDIV2 ---> AUDIO_REFCLK2  ---> pcm3168a.SCKI



  Clocking setup for j7200:

    48KHz family:

    PLL4 ---> PLL4_HSDIV0 ---> MCASP0_AUXCLK ---> McASP0.auxclk

          |-> PLL4_HSDIV2 ---> AUDIO_REFCLK2  ---> pcm3168a.SCKI



properties:

  compatible:

    items:

      - const: ti,j721e-cpb-audio

    enum:

      - ti,j721e-cpb-audio

      - ti,j7200-cpb-audio



  model:

    $ref: /schemas/types.yaml#/definitions/string
@@ -44,6 +51,34 @@ properties: 
    $ref: /schemas/types.yaml#/definitions/phandle



  clocks:

    minItems: 4

    maxItems: 6



  clock-names:

    minItems: 4

    maxItems: 6



required:

  - compatible

  - model

  - ti,cpb-mcasp

  - ti,cpb-codec

  - clocks

  - clock-names



additionalProperties: false



allOf:

  - if:

      properties:

        compatible:

          contains:

            const: ti,j721e-cpb-audio



    then:

      properties:

        clocks:

          minItems: 6

          items:

            - description: AUXCLK clock for McASP used by CPB audio

            - description: Parent for CPB_McASP auxclk (for 48KHz)
@@ -61,15 +96,28 @@ properties: 
            - const: cpb-codec-scki-48000

            - const: cpb-codec-scki-44100



required:

  - compatible

  - model

  - ti,cpb-mcasp

  - ti,cpb-codec

  - clocks

  - clock-names

  - if:

      properties:

        compatible:

          contains:

            const: ti,j7200-cpb-audio



additionalProperties: false

    then:

      properties:

        clocks:

          maxItems: 4

          items:

            - description: AUXCLK clock for McASP used by CPB audio

            - description: Parent for CPB_McASP auxclk (for 48KHz)

            - description: SCKI clock for the pcm3168a codec on CPB

            - description: Parent for CPB_SCKI clock (for 48KHz)



        clock-names:

          items:

            - const: cpb-mcasp-auxclk

            - const: cpb-mcasp-auxclk-48000

            - const: cpb-codec-scki

            - const: cpb-codec-scki-48000



examples:

  - |+

CRA Git | Maintained and supported by SUSTech CRA and CCSE