Commit 182c084d authored by Sylwester Nawrocki's avatar Sylwester Nawrocki
Browse files

clk: samsung: Add fout=196608001 Hz EPLL rate entry for exynos4412 



This additional frequency is required for HDMI audio support
on Odroid U3 board.

Signed-off-by: default avatarSylwester Nawrocki <s.nawrocki@samsung.com>
parent 5b23fcee

drivers/clk/samsung/clk-exynos4.c

+1 −0
Original line number Diff line number Diff line
@@ -1319,6 +1319,7 @@ static const struct samsung_pll_rate_table exynos4x12_apll_rates[] __initconst = 
};



static const struct samsung_pll_rate_table exynos4x12_epll_rates[] __initconst = {

	PLL_36XX_RATE(24 * MHZ, 196608001, 197, 3, 3, -25690),

	PLL_36XX_RATE(24 * MHZ, 192000000, 48, 3, 1,     0),

	PLL_36XX_RATE(24 * MHZ, 180633605, 45, 3, 1, 10381),

	PLL_36XX_RATE(24 * MHZ, 180000000, 45, 3, 1,     0),

CRA Git | Maintained and supported by SUSTech CRA and CCSE