Commit 161312d6 authored by Javier Martinez Canillas's avatar Javier Martinez Canillas Committed by Tony Lindgren
Browse files

ARM: dts: omap3-beagle: Use OMAP3_*_IOPAD pinmux macros 



Use the pinmux IOPAD macros to define the register absolute physical
address instead of the offset from the padconf base address. This
makes the DTS easier to read since matches the addresses listed in
the Technical Reference Manual.

Signed-off-by: default avatarJavier Martinez Canillas <javier@osg.samsung.com>
Signed-off-by: default avatarTony Lindgren <tony@atomide.com>
parent 9255ea84

arch/arm/boot/dts/omap3-beagle.dts

+32 −32
Original line number Diff line number Diff line
@@ -171,7 +171,7 @@ 
&omap3_pmx_wkup {

	gpio1_pins: pinmux_gpio1_pins {

		pinctrl-single,pins = <

			0x14 (PIN_INPUT | PIN_OFF_WAKEUPENABLE | MUX_MODE4) /* sys_boot5.gpio_7 */

			OMAP3_WKUP_IOPAD(0x2a14, PIN_INPUT | PIN_OFF_WAKEUPENABLE | MUX_MODE4) /* sys_boot5.gpio_7 */

		>;

	};

};
@@ -195,47 +195,47 @@ 


	uart3_pins: pinmux_uart3_pins {

		pinctrl-single,pins = <

			0x16e (PIN_INPUT | PIN_OFF_WAKEUPENABLE | MUX_MODE0) /* uart3_rx_irrx.uart3_rx_irrx */

			0x170 (PIN_OUTPUT | MUX_MODE0) /* uart3_tx_irtx.uart3_tx_irtx */

			OMAP3_CORE1_IOPAD(0x219e, PIN_INPUT | PIN_OFF_WAKEUPENABLE | MUX_MODE0) /* uart3_rx_irrx.uart3_rx_irrx */

			OMAP3_CORE1_IOPAD(0x21a0, PIN_OUTPUT | MUX_MODE0) /* uart3_tx_irtx.uart3_tx_irtx */

		>;

	};



	tfp410_pins: pinmux_tfp410_pins {

		pinctrl-single,pins = <

			0x196 (PIN_OUTPUT | MUX_MODE4)	/* hdq_sio.gpio_170 */

			OMAP3_CORE1_IOPAD(0x21c6, PIN_OUTPUT | MUX_MODE4)	/* hdq_sio.gpio_170 */

		>;

	};



	dss_dpi_pins: pinmux_dss_dpi_pins {

		pinctrl-single,pins = <

			0x0a4 (PIN_OUTPUT | MUX_MODE0)   /* dss_pclk.dss_pclk */

			0x0a6 (PIN_OUTPUT | MUX_MODE0)   /* dss_hsync.dss_hsync */

			0x0a8 (PIN_OUTPUT | MUX_MODE0)   /* dss_vsync.dss_vsync */

			0x0aa (PIN_OUTPUT | MUX_MODE0)   /* dss_acbias.dss_acbias */

			0x0ac (PIN_OUTPUT | MUX_MODE0)   /* dss_data0.dss_data0 */

			0x0ae (PIN_OUTPUT | MUX_MODE0)   /* dss_data1.dss_data1 */

			0x0b0 (PIN_OUTPUT | MUX_MODE0)   /* dss_data2.dss_data2 */

			0x0b2 (PIN_OUTPUT | MUX_MODE0)   /* dss_data3.dss_data3 */

			0x0b4 (PIN_OUTPUT | MUX_MODE0)   /* dss_data4.dss_data4 */

			0x0b6 (PIN_OUTPUT | MUX_MODE0)   /* dss_data5.dss_data5 */

			0x0b8 (PIN_OUTPUT | MUX_MODE0)   /* dss_data6.dss_data6 */

			0x0ba (PIN_OUTPUT | MUX_MODE0)   /* dss_data7.dss_data7 */

			0x0bc (PIN_OUTPUT | MUX_MODE0)   /* dss_data8.dss_data8 */

			0x0be (PIN_OUTPUT | MUX_MODE0)   /* dss_data9.dss_data9 */

			0x0c0 (PIN_OUTPUT | MUX_MODE0)   /* dss_data10.dss_data10 */

			0x0c2 (PIN_OUTPUT | MUX_MODE0)   /* dss_data11.dss_data11 */

			0x0c4 (PIN_OUTPUT | MUX_MODE0)   /* dss_data12.dss_data12 */

			0x0c6 (PIN_OUTPUT | MUX_MODE0)   /* dss_data13.dss_data13 */

			0x0c8 (PIN_OUTPUT | MUX_MODE0)   /* dss_data14.dss_data14 */

			0x0ca (PIN_OUTPUT | MUX_MODE0)   /* dss_data15.dss_data15 */

			0x0cc (PIN_OUTPUT | MUX_MODE0)   /* dss_data16.dss_data16 */

			0x0ce (PIN_OUTPUT | MUX_MODE0)   /* dss_data17.dss_data17 */

			0x0d0 (PIN_OUTPUT | MUX_MODE0)   /* dss_data18.dss_data18 */

			0x0d2 (PIN_OUTPUT | MUX_MODE0)   /* dss_data19.dss_data19 */

			0x0d4 (PIN_OUTPUT | MUX_MODE0)   /* dss_data20.dss_data20 */

			0x0d6 (PIN_OUTPUT | MUX_MODE0)   /* dss_data21.dss_data21 */

			0x0d8 (PIN_OUTPUT | MUX_MODE0)   /* dss_data22.dss_data22 */

			0x0da (PIN_OUTPUT | MUX_MODE0)   /* dss_data23.dss_data23 */

			OMAP3_CORE1_IOPAD(0x20d4, PIN_OUTPUT | MUX_MODE0)   /* dss_pclk.dss_pclk */

			OMAP3_CORE1_IOPAD(0x20d6, PIN_OUTPUT | MUX_MODE0)   /* dss_hsync.dss_hsync */

			OMAP3_CORE1_IOPAD(0x20d8, PIN_OUTPUT | MUX_MODE0)   /* dss_vsync.dss_vsync */

			OMAP3_CORE1_IOPAD(0x20da, PIN_OUTPUT | MUX_MODE0)   /* dss_acbias.dss_acbias */

			OMAP3_CORE1_IOPAD(0x20dc, PIN_OUTPUT | MUX_MODE0)   /* dss_data0.dss_data0 */

			OMAP3_CORE1_IOPAD(0x20de, PIN_OUTPUT | MUX_MODE0)   /* dss_data1.dss_data1 */

			OMAP3_CORE1_IOPAD(0x20e0, PIN_OUTPUT | MUX_MODE0)   /* dss_data2.dss_data2 */

			OMAP3_CORE1_IOPAD(0x20e2, PIN_OUTPUT | MUX_MODE0)   /* dss_data3.dss_data3 */

			OMAP3_CORE1_IOPAD(0x20e4, PIN_OUTPUT | MUX_MODE0)   /* dss_data4.dss_data4 */

			OMAP3_CORE1_IOPAD(0x20e6, PIN_OUTPUT | MUX_MODE0)   /* dss_data5.dss_data5 */

			OMAP3_CORE1_IOPAD(0x20e8, PIN_OUTPUT | MUX_MODE0)   /* dss_data6.dss_data6 */

			OMAP3_CORE1_IOPAD(0x20ea, PIN_OUTPUT | MUX_MODE0)   /* dss_data7.dss_data7 */

			OMAP3_CORE1_IOPAD(0x20ec, PIN_OUTPUT | MUX_MODE0)   /* dss_data8.dss_data8 */

			OMAP3_CORE1_IOPAD(0x20ee, PIN_OUTPUT | MUX_MODE0)   /* dss_data9.dss_data9 */

			OMAP3_CORE1_IOPAD(0x20f0, PIN_OUTPUT | MUX_MODE0)   /* dss_data10.dss_data10 */

			OMAP3_CORE1_IOPAD(0x20f2, PIN_OUTPUT | MUX_MODE0)   /* dss_data11.dss_data11 */

			OMAP3_CORE1_IOPAD(0x20f4, PIN_OUTPUT | MUX_MODE0)   /* dss_data12.dss_data12 */

			OMAP3_CORE1_IOPAD(0x20f6, PIN_OUTPUT | MUX_MODE0)   /* dss_data13.dss_data13 */

			OMAP3_CORE1_IOPAD(0x20f8, PIN_OUTPUT | MUX_MODE0)   /* dss_data14.dss_data14 */

			OMAP3_CORE1_IOPAD(0x20fa, PIN_OUTPUT | MUX_MODE0)   /* dss_data15.dss_data15 */

			OMAP3_CORE1_IOPAD(0x20fc, PIN_OUTPUT | MUX_MODE0)   /* dss_data16.dss_data16 */

			OMAP3_CORE1_IOPAD(0x20fe, PIN_OUTPUT | MUX_MODE0)   /* dss_data17.dss_data17 */

			OMAP3_CORE1_IOPAD(0x2100, PIN_OUTPUT | MUX_MODE0)   /* dss_data18.dss_data18 */

			OMAP3_CORE1_IOPAD(0x2102, PIN_OUTPUT | MUX_MODE0)   /* dss_data19.dss_data19 */

			OMAP3_CORE1_IOPAD(0x2104, PIN_OUTPUT | MUX_MODE0)   /* dss_data20.dss_data20 */

			OMAP3_CORE1_IOPAD(0x2106, PIN_OUTPUT | MUX_MODE0)   /* dss_data21.dss_data21 */

			OMAP3_CORE1_IOPAD(0x2108, PIN_OUTPUT | MUX_MODE0)   /* dss_data22.dss_data22 */

			OMAP3_CORE1_IOPAD(0x210a, PIN_OUTPUT | MUX_MODE0)   /* dss_data23.dss_data23 */

		>;

	};

};

CRA Git | Maintained and supported by SUSTech CRA and CCSE