Commit 15a260d5 authored by Daniel Yeisley's avatar Daniel Yeisley Committed by Greg Kroah-Hartman
Browse files

PCI Quirk: 1k I/O space IOBL_ADR fix on P64H2 



There's an existing quirk for the kernel to use 1k IO space granularity
on the Intel P64H2.  It turns out however that pci_setup_bridge() in
drivers/pci/setup-bus.c reads in the IO base and limit address register
masks it off to the nearest 4k, and writes it back.  This causes the
kernel to be on 1k boundaries and the hardware to be 4k aligned.  The
patch below fixes the problem. 

Signed-off-by: default avatarDan Yeisley <dan.yeisley@unisys.com>
Signed-off-by: default avatarGreg Kroah-Hartman <gregkh@suse.de>
parent 9f593e30

drivers/pci/quirks.c

+25 −0
Original line number Diff line number Diff line
@@ -1670,6 +1670,31 @@ static void __devinit quirk_p64h2_1k_io(struct pci_dev *dev) 
}

DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL,	0x1460,		quirk_p64h2_1k_io);



/* Fix the IOBL_ADR for 1k I/O space granularity on the Intel P64H2

 * The IOBL_ADR gets re-written to 4k boundaries in pci_setup_bridge()

 * in drivers/pci/setup-bus.c

 */

static void __devinit quirk_p64h2_1k_io_fix_iobl(struct pci_dev *dev)

{

	u16 en1k, iobl_adr, iobl_adr_1k;

	struct resource *res = dev->resource + PCI_BRIDGE_RESOURCES;



	pci_read_config_word(dev, 0x40, &en1k);



	if (en1k & 0x200) {

		pci_read_config_word(dev, PCI_IO_BASE, &iobl_adr);



		iobl_adr_1k = iobl_adr | (res->start >> 8) | (res->end & 0xfc00);



		if (iobl_adr != iobl_adr_1k) {

			printk(KERN_INFO "PCI: Fixing P64H2 IOBL_ADR from 0x%x to 0x%x for 1 KB Granularity\n",

				iobl_adr,iobl_adr_1k);

			pci_write_config_word(dev, PCI_IO_BASE, iobl_adr_1k);

		}

	}

}

DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL,	0x1460,		quirk_p64h2_1k_io_fix_iobl);



/* Under some circumstances, AER is not linked with extended capabilities.

 * Force it to be linked by setting the corresponding control bit in the

 * config space.

CRA Git | Maintained and supported by SUSTech CRA and CCSE