Commit 14fceff4 authored by Hauke Mehrtens's avatar Hauke Mehrtens Committed by David S. Miller
Browse files

net: dsa: Add Lantiq / Intel DSA driver for vrx200 



This adds the DSA driver for the GSWIP Switch found in the VRX200 SoC.
This switch is integrated in the DSL SoC, this SoC uses a GSWIP version
2.1, there are other SoCs using different versions of this IP block, but
this driver was only tested with the version found in the VRX200.
Currently only the basic features are implemented which will forward all
packages to the CPU and let the CPU do the forwarding. The hardware also
support Layer 2 offloading which is not yet implemented in this driver.

The GPHY FW loaded is now done by this driver and not any more by the
separate driver in drivers/soc/lantiq/gphy.c, I will remove this driver
is a separate patch. to make use of the GPHY this switch driver is
needed anyway. Other SoCs have more embedded GPHYs so this driver should
support a variable number of GPHYs. After the firmware was loaded the
GPHY can be probed on the MDIO bus and it behaves like an external GPHY,
without the firmware it can not be probed on the MDIO bus.

The clock names in the sysctrl.c file have to be changed because the
clocks are now used by a different driver. This should be cleaned up and
a real common clock driver should provide the clocks instead.

Signed-off-by: default avatarHauke Mehrtens <hauke@hauke-m.de>
Signed-off-by: default avatarDavid S. Miller <davem@davemloft.net>
parent 86ce2bc7

MAINTAINERS

+2 −0
Original line number Diff line number Diff line
@@ -8173,6 +8173,8 @@ L: netdev@vger.kernel.org 
S:	Maintained

F:	net/dsa/tag_gswip.c

F:	drivers/net/ethernet/lantiq_xrx200.c

F:	drivers/net/dsa/lantiq_pce.h

F:	drivers/net/dsa/intel_gswip.c



LANTIQ MIPS ARCHITECTURE

M:	John Crispin <john@phrozen.org>

arch/mips/lantiq/xway/sysctrl.c

+4 −4
Original line number Diff line number Diff line
@@ -516,8 +516,8 @@ void __init ltq_soc_init(void) 
		clkdev_add_pmu("1e10b308.eth", NULL, 0, 0, PMU_SWITCH |

			       PMU_PPE_DP | PMU_PPE_TC);

		clkdev_add_pmu("1da00000.usif", "NULL", 1, 0, PMU_USIF);

		clkdev_add_pmu("1f203020.gphy", NULL, 1, 0, PMU_GPHY);

		clkdev_add_pmu("1f203068.gphy", NULL, 1, 0, PMU_GPHY);

		clkdev_add_pmu("1e108000.gswip", "gphy0", 0, 0, PMU_GPHY);

		clkdev_add_pmu("1e108000.gswip", "gphy1", 0, 0, PMU_GPHY);

		clkdev_add_pmu("1e103100.deu", NULL, 1, 0, PMU_DEU);

		clkdev_add_pmu("1e116000.mei", "afe", 1, 2, PMU_ANALOG_DSL_AFE);

		clkdev_add_pmu("1e116000.mei", "dfe", 1, 0, PMU_DFE);
@@ -540,8 +540,8 @@ void __init ltq_soc_init(void) 
				PMU_SWITCH | PMU_PPE_DPLUS | PMU_PPE_DPLUM |

				PMU_PPE_EMA | PMU_PPE_TC | PMU_PPE_SLL01 |

				PMU_PPE_QSB | PMU_PPE_TOP);

		clkdev_add_pmu("1f203020.gphy", NULL, 0, 0, PMU_GPHY);

		clkdev_add_pmu("1f203068.gphy", NULL, 0, 0, PMU_GPHY);

		clkdev_add_pmu("1e108000.gswip", "gphy0", 0, 0, PMU_GPHY);

		clkdev_add_pmu("1e108000.gswip", "gphy1", 0, 0, PMU_GPHY);

		clkdev_add_pmu("1e103000.sdio", NULL, 1, 0, PMU_SDIO);

		clkdev_add_pmu("1e103100.deu", NULL, 1, 0, PMU_DEU);

		clkdev_add_pmu("1e116000.mei", "dfe", 1, 0, PMU_DFE);

drivers/net/dsa/Kconfig

+8 −0
Original line number Diff line number Diff line
@@ -23,6 +23,14 @@ config NET_DSA_LOOP 
	  This enables support for a fake mock-up switch chip which

	  exercises the DSA APIs.



config NET_DSA_LANTIQ_GSWIP

	tristate "Lantiq / Intel GSWIP"

	depends on NET_DSA

	select NET_DSA_TAG_GSWIP

	---help---

	  This enables support for the Lantiq / Intel GSWIP 2.1 found in

	  the xrx200 / VR9 SoC.



config NET_DSA_MT7530

	tristate "Mediatek MT7530 Ethernet switch support"

	depends on NET_DSA

drivers/net/dsa/Makefile

+1 −0
Original line number Diff line number Diff line
@@ -5,6 +5,7 @@ obj-$(CONFIG_NET_DSA_LOOP) += dsa_loop.o 
ifdef CONFIG_NET_DSA_LOOP

obj-$(CONFIG_FIXED_PHY)		+= dsa_loop_bdinfo.o

endif

obj-$(CONFIG_NET_DSA_LANTIQ_GSWIP) += lantiq_gswip.o

obj-$(CONFIG_NET_DSA_MT7530)	+= mt7530.o

obj-$(CONFIG_NET_DSA_MV88E6060) += mv88e6060.o

obj-$(CONFIG_NET_DSA_QCA8K)	+= qca8k.o

drivers/net/dsa/lantiq_gswip.c

0 → 100644
+1169 −0

File added.

Preview size limit exceeded, changes collapsed.

CRA Git | Maintained and supported by SUSTech CRA and CCSE