Commit 14062341 authored by Graham Moore's avatar Graham Moore Committed by Brian Norris
Browse files

mtd: spi-nor: Add driver for Cadence Quad SPI Flash Controller 



Add support for the Cadence QSPI controller. This controller is
present in the Altera SoCFPGA SoCs and this driver has been tested
on the Cyclone V SoC.

Signed-off-by: default avatarGraham Moore <grmoore@opensource.altera.com>
Signed-off-by: default avatarMarek Vasut <marex@denx.de>
Cc: Alan Tull <atull@opensource.altera.com>
Cc: Brian Norris <computersforpeace@gmail.com>
Cc: David Woodhouse <dwmw2@infradead.org>
Cc: Dinh Nguyen <dinguyen@opensource.altera.com>
Cc: Graham Moore <grmoore@opensource.altera.com>
Cc: Vignesh R <vigneshr@ti.com>
Cc: Yves Vandervennet <yvanderv@opensource.altera.com>
Cc: devicetree@vger.kernel.org
Signed-off-by: default avatarBrian Norris <computersforpeace@gmail.com>
parent b5843991

drivers/mtd/spi-nor/Kconfig

+11 −0
Original line number Diff line number Diff line
@@ -38,6 +38,17 @@ config SPI_ATMEL_QUADSPI 
	  This driver does not support generic SPI. The implementation only

	  supports SPI NOR.



config SPI_CADENCE_QUADSPI

	tristate "Cadence Quad SPI controller"

	depends on OF && (ARM || COMPILE_TEST)

	help

	  Enable support for the Cadence Quad SPI Flash controller.



	  Cadence QSPI is a specialized controller for connecting an SPI

	  Flash over 1/2/4-bit wide bus. Enable this option if you have a

	  device with a Cadence QSPI controller and want to access the

	  Flash as an MTD device.



config SPI_FSL_QUADSPI

	tristate "Freescale Quad SPI controller"

	depends on ARCH_MXC || SOC_LS1021A || ARCH_LAYERSCAPE || COMPILE_TEST

drivers/mtd/spi-nor/Makefile

+1 −0
Original line number Diff line number Diff line 
obj-$(CONFIG_MTD_SPI_NOR)	+= spi-nor.o

obj-$(CONFIG_SPI_ATMEL_QUADSPI)	+= atmel-quadspi.o

obj-$(CONFIG_SPI_CADENCE_QUADSPI)	+= cadence-quadspi.o

obj-$(CONFIG_SPI_FSL_QUADSPI)	+= fsl-quadspi.o

obj-$(CONFIG_SPI_HISI_SFC)	+= hisi-sfc.o

obj-$(CONFIG_MTD_MT81xx_NOR)    += mtk-quadspi.o

CRA Git | Maintained and supported by SUSTech CRA and CCSE