Commit 13d72945 authored by S.j. Wang's avatar S.j. Wang Committed by Lee Jones
Browse files

mfd: imx6sx: Add MQS register definition for iomuxc gpr 



Add macros to define masks and bits for imx6sx MQS registers

Signed-off-by: default avatarShengjiu Wang <shengjiu.wang@nxp.com>
Signed-off-by: default avatarLee Jones <lee.jones@linaro.org>
parent a2a0c4ef

include/linux/mfd/syscon/imx6q-iomuxc-gpr.h

+9 −0
Original line number Diff line number Diff line
@@ -410,6 +410,15 @@ 
#define IMX6SX_GPR1_FEC_CLOCK_PAD_DIR_MASK		(0x3 << 17)

#define IMX6SX_GPR1_FEC_CLOCK_MUX_SEL_EXT		(0x3 << 13)



#define IMX6SX_GPR2_MQS_OVERSAMPLE_MASK			(0x1 << 26)

#define IMX6SX_GPR2_MQS_OVERSAMPLE_SHIFT		(26)

#define IMX6SX_GPR2_MQS_EN_MASK				(0x1 << 25)

#define IMX6SX_GPR2_MQS_EN_SHIFT			(25)

#define IMX6SX_GPR2_MQS_SW_RST_MASK			(0x1 << 24)

#define IMX6SX_GPR2_MQS_SW_RST_SHIFT			(24)

#define IMX6SX_GPR2_MQS_CLK_DIV_MASK			(0xFF << 16)

#define IMX6SX_GPR2_MQS_CLK_DIV_SHIFT			(16)



#define IMX6SX_GPR4_FEC_ENET1_STOP_REQ			(0x1 << 3)

#define IMX6SX_GPR4_FEC_ENET2_STOP_REQ			(0x1 << 4)

CRA Git | Maintained and supported by SUSTech CRA and CCSE