Commit 13cf4cf0 authored by Yash Shah's avatar Yash Shah Committed by Paul Walmsley
Browse files

riscv: move sifive_l2_cache.h to include/soc 



The commit 9209fb51 ("riscv: move sifive_l2_cache.c to drivers/soc")
moves the sifive L2 cache driver to driver/soc. It did not move the
header file along with the driver. Therefore this patch moves the header
file to driver/soc

Signed-off-by: default avatarYash Shah <yash.shah@sifive.com>
Reviewed-by: default avatarAnup Patel <anup@brainfault.org>
[paul.walmsley@sifive.com: updated to fix the include guard]
Fixes: 9209fb51 ("riscv: move sifive_l2_cache.c to drivers/soc")
Signed-off-by: default avatarPaul Walmsley <paul.walmsley@sifive.com>
parent c79f46a2

drivers/edac/sifive_edac.c

+1 −1
Original line number Diff line number Diff line
@@ -10,7 +10,7 @@ 
#include <linux/edac.h>

#include <linux/platform_device.h>

#include "edac_module.h"

#include <asm/sifive_l2_cache.h>

#include <soc/sifive/sifive_l2_cache.h>



#define DRVNAME "sifive_edac"

drivers/soc/sifive/sifive_l2_cache.c

+1 −1
Original line number Diff line number Diff line
@@ -9,7 +9,7 @@ 
#include <linux/interrupt.h>

#include <linux/of_irq.h>

#include <linux/of_address.h>

#include <asm/sifive_l2_cache.h>

#include <soc/sifive/sifive_l2_cache.h>



#define SIFIVE_L2_DIRECCFIX_LOW 0x100

#define SIFIVE_L2_DIRECCFIX_HIGH 0x104

arch/riscv/include/asm/sifive_l2_cache.h→include/soc/sifive/sifive_l2_cache.h

+3 −3
Original line number Diff line number Diff line
@@ -4,8 +4,8 @@ 
 *

 */



#ifndef _ASM_RISCV_SIFIVE_L2_CACHE_H

#define _ASM_RISCV_SIFIVE_L2_CACHE_H

#ifndef __SOC_SIFIVE_L2_CACHE_H

#define __SOC_SIFIVE_L2_CACHE_H



extern int register_sifive_l2_error_notifier(struct notifier_block *nb);

extern int unregister_sifive_l2_error_notifier(struct notifier_block *nb);
@@ -13,4 +13,4 @@ extern int unregister_sifive_l2_error_notifier(struct notifier_block *nb); 
#define SIFIVE_L2_ERR_TYPE_CE 0

#define SIFIVE_L2_ERR_TYPE_UE 1



#endif /* _ASM_RISCV_SIFIVE_L2_CACHE_H */
 
#endif /* __SOC_SIFIVE_L2_CACHE_H */

CRA Git | Maintained and supported by SUSTech CRA and CCSE