Commit 130fe05d authored by Linus Torvalds's avatar Linus Torvalds
Browse files

i386: clean up io-apic accesses 



This is preparation for fixing the ordering of the accesses that
got broken by the commit cf4c6a2f when
factoring out the "common" io apic routing entry accesses.

Move the accessor function (that were only used by io_apic.c) out
of a header file, and use proper memory-mapped accesses rather than
making up our own "volatile" pointers.

Signed-off-by: default avatarLinus Torvalds <torvalds@osdl.org>
parent 4b1c46a3

arch/i386/kernel/io_apic.c

+40 −0
Original line number Diff line number Diff line
@@ -91,6 +91,46 @@ static struct irq_pin_list { 
	int apic, pin, next;

} irq_2_pin[PIN_MAP_SIZE];



struct io_apic {

	unsigned int index;

	unsigned int unused[3];

	unsigned int data;

};



static __attribute_const__ struct io_apic __iomem *io_apic_base(int idx)

{

	return (void __iomem *) __fix_to_virt(FIX_IO_APIC_BASE_0 + idx)

		+ (mp_ioapics[idx].mpc_apicaddr & ~PAGE_MASK);

}



static inline unsigned int io_apic_read(unsigned int apic, unsigned int reg)

{

	struct io_apic __iomem *io_apic = io_apic_base(apic);

	writel(reg, &io_apic->index);

	return readl(&io_apic->data);

}



static inline void io_apic_write(unsigned int apic, unsigned int reg, unsigned int value)

{

	struct io_apic __iomem *io_apic = io_apic_base(apic);

	writel(reg, &io_apic->index);

	writel(value, &io_apic->data);

}



/*

 * Re-write a value: to be used for read-modify-write

 * cycles where the read already set up the index register.

 *

 * Older SiS APIC requires we rewrite the index register

 */

static inline void io_apic_modify(unsigned int apic, unsigned int reg, unsigned int value)

{

	volatile struct io_apic *io_apic = io_apic_base(apic);

	if (sis_apic_bug)

		writel(reg, &io_apic->index);

	writel(value, &io_apic->data);

}



union entry_union {

	struct { u32 w1, w2; };

	struct IO_APIC_route_entry entry;

include/asm-i386/io_apic.h

+1 −28
Original line number Diff line number Diff line
@@ -12,10 +12,6 @@ 


#ifdef CONFIG_X86_IO_APIC



#define IO_APIC_BASE(idx) \

		((volatile int *)(__fix_to_virt(FIX_IO_APIC_BASE_0 + idx) \

		+ (mp_ioapics[idx].mpc_apicaddr & ~PAGE_MASK)))



/*

 * The structure of the IO-APIC:

 */
@@ -119,31 +115,8 @@ extern struct mpc_config_intsrc mp_irqs[MAX_IRQ_SOURCES]; 
/* non-0 if default (table-less) MP configuration */

extern int mpc_default_type;



static inline unsigned int io_apic_read(unsigned int apic, unsigned int reg)

{

	*IO_APIC_BASE(apic) = reg;

	return *(IO_APIC_BASE(apic)+4);

}



static inline void io_apic_write(unsigned int apic, unsigned int reg, unsigned int value)

{

	*IO_APIC_BASE(apic) = reg;

	*(IO_APIC_BASE(apic)+4) = value;

}



/*

 * Re-write a value: to be used for read-modify-write

 * cycles where the read already set up the index register.

 *

 * Older SiS APIC requires we rewrite the index regiser

 */

/* Older SiS APIC requires we rewrite the index register */

extern int sis_apic_bug;

static inline void io_apic_modify(unsigned int apic, unsigned int reg, unsigned int value)

{

	if (sis_apic_bug)

		*IO_APIC_BASE(apic) = reg;

	*(IO_APIC_BASE(apic)+4) = value;

}



/* 1 if "noapic" boot option passed */

extern int skip_ioapic_setup;

CRA Git | Maintained and supported by SUSTech CRA and CCSE