Commit 12eed2f2 authored by Arushi Singhal's avatar Arushi Singhal Committed by Greg Kroah-Hartman
Browse files

staging: fbtft: Replace a bit shift by a use of BIT. 



This patch replaces bit shifting on 1 with the BIT(x) macro.
This was done with coccinelle:
@@
constant c;
@@

-1 << c
+BIT(c)

Signed-off-by: default avatarArushi Singhal <arushisinghal19971997@gmail.com>
Signed-off-by: default avatarGreg Kroah-Hartman <gregkh@linuxfoundation.org>
parent 4f8f316b

drivers/staging/fbtft/fb_agm1264k-fl.c

+1 −1
Original line number Diff line number Diff line
@@ -369,7 +369,7 @@ static int write_vmem(struct fbtft_par *par, size_t offset, size_t len) 
			/* select left side (sc0)

			 * set addr

			 */

			write_reg(par, 0x00, (1 << 6) | (u8)addr_win.xs);

			write_reg(par, 0x00, BIT(6) | (u8)addr_win.xs);

			write_reg(par, 0x00, (0x17 << 3) | (u8)y);



			/* write bitmap */

drivers/staging/fbtft/fb_ili9163.c

+1 −1
Original line number Diff line number Diff line
@@ -194,7 +194,7 @@ static int set_var(struct fbtft_par *par) 


	/* Colorspcae */

	if (par->bgr)

		mactrl_data |= (1 << 2);

		mactrl_data |= BIT(2);

	write_reg(par, MIPI_DCS_SET_ADDRESS_MODE, mactrl_data);

	write_reg(par, MIPI_DCS_WRITE_MEMORY_START);

	return 0;

drivers/staging/fbtft/fb_ili9325.c

+1 −1
Original line number Diff line number Diff line
@@ -126,7 +126,7 @@ static int init_display(struct fbtft_par *par) 
	write_reg(par, 0x0013, 0x0000); /* VDV[4:0] for VCOM amplitude */

	mdelay(200); /* Dis-charge capacitor power voltage */

	write_reg(par, 0x0010, /* SAP, BT[3:0], AP, DSTB, SLP, STB */

		(1 << 12) | (bt << 8) | (1 << 7) | (0x01 << 4));

		BIT(12) | (bt << 8) | BIT(7) | BIT(4));

	write_reg(par, 0x0011, 0x220 | vc); /* DC1[2:0], DC0[2:0], VC[2:0] */

	mdelay(50); /* Delay 50ms */

	write_reg(par, 0x0012, vrh); /* Internal reference voltage= Vci; */

drivers/staging/fbtft/fb_ssd1289.c

+1 −1
Original line number Diff line number Diff line
@@ -47,7 +47,7 @@ static int init_display(struct fbtft_par *par) 
	write_reg(par, 0x0E, 0x2B00);

	write_reg(par, 0x1E, 0x00B7);

	write_reg(par, 0x01,

		(1 << 13) | (par->bgr << 11) | (1 << 9) | (HEIGHT - 1));

		BIT(13) | (par->bgr << 11) | BIT(9) | (HEIGHT - 1));

	write_reg(par, 0x02, 0x0600);

	write_reg(par, 0x10, 0x0000);

	write_reg(par, 0x05, 0x0000);

CRA Git | Maintained and supported by SUSTech CRA and CCSE