Unverified Commit 10526d85 authored by Boris Brezillon's avatar Boris Brezillon Committed by Tudor Ambarus
Browse files

mtd: spi-nor: Move Macronix bits out of core.c 



Create a SPI NOR manufacturer driver for Macronix chips, and move the
Macronix definitions outside of core.c.

Signed-off-by: default avatarBoris Brezillon <bbrezillon@kernel.org>
Signed-off-by: default avatarTudor Ambarus <tudor.ambarus@microchip.com>
Tested-by: default avatarXiang Chen <chenxiang66@hisilicon.com>
parent 0a371981

drivers/mtd/spi-nor/Makefile

+1 −0
Original line number Diff line number Diff line
@@ -9,4 +9,5 @@ spi-nor-objs += fujitsu.o 
spi-nor-objs			+= gigadevice.o

spi-nor-objs			+= intel.o

spi-nor-objs			+= issi.o

spi-nor-objs			+= macronix.o

obj-$(CONFIG_MTD_SPI_NOR)	+= spi-nor.o

drivers/mtd/spi-nor/core.c

+1 −68
Original line number Diff line number Diff line
@@ -2007,31 +2007,6 @@ int spi_nor_sr2_bit7_quad_enable(struct spi_nor *nor) 
	return 0;

}



static int

mx25l25635_post_bfpt_fixups(struct spi_nor *nor,

			    const struct sfdp_parameter_header *bfpt_header,

			    const struct sfdp_bfpt *bfpt,

			    struct spi_nor_flash_parameter *params)

{

	/*

	 * MX25L25635F supports 4B opcodes but MX25L25635E does not.

	 * Unfortunately, Macronix has re-used the same JEDEC ID for both

	 * variants which prevents us from defining a new entry in the parts

	 * table.

	 * We need a way to differentiate MX25L25635E and MX25L25635F, and it

	 * seems that the F version advertises support for Fast Read 4-4-4 in

	 * its BFPT table.

	 */

	if (bfpt->dwords[BFPT_DWORD(5)] & BFPT_DWORD5_FAST_READ_4_4_4)

		nor->flags |= SNOR_F_4B_OPCODES;



	return 0;

}



static struct spi_nor_fixups mx25l25635_fixups = {

	.post_bfpt = mx25l25635_post_bfpt_fixups,

};



/* NOTE: double check command sets and memory organization when you add

 * more nor chips.  This current list focusses on newer chips, which

 * have been converging on command sets which including JEDEC ID.
@@ -2044,39 +2019,6 @@ static struct spi_nor_fixups mx25l25635_fixups = { 
 * old entries may be missing 4K flag.

 */

static const struct flash_info spi_nor_ids[] = {

	/* Macronix */

	{ "mx25l512e",   INFO(0xc22010, 0, 64 * 1024,   1, SECT_4K) },

	{ "mx25l2005a",  INFO(0xc22012, 0, 64 * 1024,   4, SECT_4K) },

	{ "mx25l4005a",  INFO(0xc22013, 0, 64 * 1024,   8, SECT_4K) },

	{ "mx25l8005",   INFO(0xc22014, 0, 64 * 1024,  16, 0) },

	{ "mx25l1606e",  INFO(0xc22015, 0, 64 * 1024,  32, SECT_4K) },

	{ "mx25l3205d",  INFO(0xc22016, 0, 64 * 1024,  64, SECT_4K) },

	{ "mx25l3255e",  INFO(0xc29e16, 0, 64 * 1024,  64, SECT_4K) },

	{ "mx25l6405d",  INFO(0xc22017, 0, 64 * 1024, 128, SECT_4K) },

	{ "mx25u2033e",  INFO(0xc22532, 0, 64 * 1024,   4, SECT_4K) },

	{ "mx25u3235f",	 INFO(0xc22536, 0, 64 * 1024,  64,

			 SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ) },

	{ "mx25u4035",   INFO(0xc22533, 0, 64 * 1024,   8, SECT_4K) },

	{ "mx25u8035",   INFO(0xc22534, 0, 64 * 1024,  16, SECT_4K) },

	{ "mx25u6435f",  INFO(0xc22537, 0, 64 * 1024, 128, SECT_4K) },

	{ "mx25l12805d", INFO(0xc22018, 0, 64 * 1024, 256, 0) },

	{ "mx25l12855e", INFO(0xc22618, 0, 64 * 1024, 256, 0) },

	{ "mx25r3235f",  INFO(0xc22816, 0, 64 * 1024,  64,

			 SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ) },

	{ "mx25u12835f", INFO(0xc22538, 0, 64 * 1024, 256,

			 SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ) },

	{ "mx25l25635e", INFO(0xc22019, 0, 64 * 1024, 512,

			 SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ)

			 .fixups = &mx25l25635_fixups },

	{ "mx25u25635f", INFO(0xc22539, 0, 64 * 1024, 512, SECT_4K | SPI_NOR_4B_OPCODES) },

	{ "mx25v8035f",  INFO(0xc22314, 0, 64 * 1024,  16,

			 SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ) },

	{ "mx25l25655e", INFO(0xc22619, 0, 64 * 1024, 512, 0) },

	{ "mx66l51235l", INFO(0xc2201a, 0, 64 * 1024, 1024, SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ | SPI_NOR_4B_OPCODES) },

	{ "mx66u51235f", INFO(0xc2253a, 0, 64 * 1024, 1024, SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ | SPI_NOR_4B_OPCODES) },

	{ "mx66l1g45g",  INFO(0xc2201b, 0, 64 * 1024, 2048, SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ) },

	{ "mx66l1g55g",  INFO(0xc2261b, 0, 64 * 1024, 2048, SPI_NOR_QUAD_READ) },



	/* Micron <--> ST Micro */

	{ "n25q016a",	 INFO(0x20bb15, 0, 64 * 1024,   32, SECT_4K | SPI_NOR_QUAD_READ) },

	{ "n25q032",	 INFO(0x20ba16, 0, 64 * 1024,   64, SPI_NOR_QUAD_READ) },
@@ -2313,6 +2255,7 @@ static const struct spi_nor_manufacturer *manufacturers[] = { 
	&spi_nor_gigadevice,

	&spi_nor_intel,

	&spi_nor_issi,

	&spi_nor_macronix,

};



static const struct flash_info *
@@ -3092,12 +3035,6 @@ static int spi_nor_setup(struct spi_nor *nor, 
	return nor->params.setup(nor, hwcaps);

}



static void macronix_set_default_init(struct spi_nor *nor)

{

	nor->params.quad_enable = spi_nor_sr1_bit6_quad_enable;

	nor->params.set_4byte_addr_mode = spi_nor_set_4byte_addr_mode;

}



static void sst_set_default_init(struct spi_nor *nor)

{

	nor->flags |= SNOR_F_HAS_LOCK;
@@ -3125,10 +3062,6 @@ static void spi_nor_manufacturer_init_params(struct spi_nor *nor) 
{

	/* Init flash parameters based on MFR */

	switch (JEDEC_MFR(nor->info)) {

	case SNOR_MFR_MACRONIX:

		macronix_set_default_init(nor);

		break;



	case SNOR_MFR_ST:

	case SNOR_MFR_MICRON:

		st_micron_set_default_init(nor);

drivers/mtd/spi-nor/core.h

+1 −0
Original line number Diff line number Diff line
@@ -175,6 +175,7 @@ extern const struct spi_nor_manufacturer spi_nor_fujitsu; 
extern const struct spi_nor_manufacturer spi_nor_gigadevice;

extern const struct spi_nor_manufacturer spi_nor_intel;

extern const struct spi_nor_manufacturer spi_nor_issi;

extern const struct spi_nor_manufacturer spi_nor_macronix;



int spi_nor_write_enable(struct spi_nor *nor);

int spi_nor_write_disable(struct spi_nor *nor);

drivers/mtd/spi-nor/macronix.c

0 → 100644
+98 −0
Original line number Diff line number Diff line 
// SPDX-License-Identifier: GPL-2.0

/*

 * Copyright (C) 2005, Intec Automation Inc.

 * Copyright (C) 2014, Freescale Semiconductor, Inc.

 */



#include <linux/mtd/spi-nor.h>



#include "core.h"



static int

mx25l25635_post_bfpt_fixups(struct spi_nor *nor,

			    const struct sfdp_parameter_header *bfpt_header,

			    const struct sfdp_bfpt *bfpt,

			    struct spi_nor_flash_parameter *params)

{

	/*

	 * MX25L25635F supports 4B opcodes but MX25L25635E does not.

	 * Unfortunately, Macronix has re-used the same JEDEC ID for both

	 * variants which prevents us from defining a new entry in the parts

	 * table.

	 * We need a way to differentiate MX25L25635E and MX25L25635F, and it

	 * seems that the F version advertises support for Fast Read 4-4-4 in

	 * its BFPT table.

	 */

	if (bfpt->dwords[BFPT_DWORD(5)] & BFPT_DWORD5_FAST_READ_4_4_4)

		nor->flags |= SNOR_F_4B_OPCODES;



	return 0;

}



static struct spi_nor_fixups mx25l25635_fixups = {

	.post_bfpt = mx25l25635_post_bfpt_fixups,

};



static const struct flash_info macronix_parts[] = {

	/* Macronix */

	{ "mx25l512e",   INFO(0xc22010, 0, 64 * 1024,   1, SECT_4K) },

	{ "mx25l2005a",  INFO(0xc22012, 0, 64 * 1024,   4, SECT_4K) },

	{ "mx25l4005a",  INFO(0xc22013, 0, 64 * 1024,   8, SECT_4K) },

	{ "mx25l8005",   INFO(0xc22014, 0, 64 * 1024,  16, 0) },

	{ "mx25l1606e",  INFO(0xc22015, 0, 64 * 1024,  32, SECT_4K) },

	{ "mx25l3205d",  INFO(0xc22016, 0, 64 * 1024,  64, SECT_4K) },

	{ "mx25l3255e",  INFO(0xc29e16, 0, 64 * 1024,  64, SECT_4K) },

	{ "mx25l6405d",  INFO(0xc22017, 0, 64 * 1024, 128, SECT_4K) },

	{ "mx25u2033e",  INFO(0xc22532, 0, 64 * 1024,   4, SECT_4K) },

	{ "mx25u3235f",	 INFO(0xc22536, 0, 64 * 1024,  64,

			      SECT_4K | SPI_NOR_DUAL_READ |

			      SPI_NOR_QUAD_READ) },

	{ "mx25u4035",   INFO(0xc22533, 0, 64 * 1024,   8, SECT_4K) },

	{ "mx25u8035",   INFO(0xc22534, 0, 64 * 1024,  16, SECT_4K) },

	{ "mx25u6435f",  INFO(0xc22537, 0, 64 * 1024, 128, SECT_4K) },

	{ "mx25l12805d", INFO(0xc22018, 0, 64 * 1024, 256, 0) },

	{ "mx25l12855e", INFO(0xc22618, 0, 64 * 1024, 256, 0) },

	{ "mx25r3235f",  INFO(0xc22816, 0, 64 * 1024,  64,

			      SECT_4K | SPI_NOR_DUAL_READ |

			      SPI_NOR_QUAD_READ) },

	{ "mx25u12835f", INFO(0xc22538, 0, 64 * 1024, 256,

			      SECT_4K | SPI_NOR_DUAL_READ |

			      SPI_NOR_QUAD_READ) },

	{ "mx25l25635e", INFO(0xc22019, 0, 64 * 1024, 512,

			      SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ)

		.fixups = &mx25l25635_fixups },

	{ "mx25u25635f", INFO(0xc22539, 0, 64 * 1024, 512,

			      SECT_4K | SPI_NOR_4B_OPCODES) },

	{ "mx25v8035f",  INFO(0xc22314, 0, 64 * 1024,  16,

			      SECT_4K | SPI_NOR_DUAL_READ |

			      SPI_NOR_QUAD_READ) },

	{ "mx25l25655e", INFO(0xc22619, 0, 64 * 1024, 512, 0) },

	{ "mx66l51235l", INFO(0xc2201a, 0, 64 * 1024, 1024,

			      SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ |

			      SPI_NOR_4B_OPCODES) },

	{ "mx66u51235f", INFO(0xc2253a, 0, 64 * 1024, 1024,

			      SECT_4K | SPI_NOR_DUAL_READ |

			      SPI_NOR_QUAD_READ | SPI_NOR_4B_OPCODES) },

	{ "mx66l1g45g",  INFO(0xc2201b, 0, 64 * 1024, 2048,

			      SECT_4K | SPI_NOR_DUAL_READ |

			      SPI_NOR_QUAD_READ) },

	{ "mx66l1g55g",  INFO(0xc2261b, 0, 64 * 1024, 2048,

			      SPI_NOR_QUAD_READ) },

};



static void macronix_default_init(struct spi_nor *nor)

{

	nor->params.quad_enable = spi_nor_sr1_bit6_quad_enable;

	nor->params.set_4byte_addr_mode = spi_nor_set_4byte_addr_mode;

}



static const struct spi_nor_fixups macronix_fixups = {

	.default_init = macronix_default_init,

};



const struct spi_nor_manufacturer spi_nor_macronix = {

	.name = "macronix",

	.parts = macronix_parts,

	.nparts = ARRAY_SIZE(macronix_parts),

	.fixups = &macronix_fixups,

};

CRA Git | Maintained and supported by SUSTech CRA and CCSE