Commit 0fdf1bb7 authored by Mark Rutland's avatar Mark Rutland Committed by Will Deacon
Browse files

arm64: perf: Avoid PMXEV* indirection 



Currently we access the counter registers and their respective type
registers indirectly. This requires us to write to PMSELR, issue an ISB,
then access the relevant PMXEV* registers.

This is unfortunate, because:

* Under virtualization, accessing one register requires two traps to
  the hypervisor, even though we could access the register directly with
  a single trap.

* We have to issue an ISB which we could otherwise avoid the cost of.

* When we use NMIs, the NMI handler will have to save/restore the select
  register in case the code it preempted was attempting to access a
  counter or its type register.

We can avoid these issues by directly accessing the relevant registers.
This patch adds helpers to do so.

In armv8pmu_enable_event() we still need the ISB to prevent the PE from
reordering the write to PMINTENSET_EL1 register. If the interrupt is
enabled before we disable the counter and the new event is configured,
we might get an interrupt triggered by the previously programmed event
overflowing, but which we wrongly attribute to the event that we are
enabling. Execute an ISB after we disable the counter.

In the process, remove the comment that refers to the ARMv7 PMU.

[Julien T.: Don't inline read/write functions to avoid big code-size
	increase, remove unused read_pmevtypern function,
	fix counter index issue.]
[Alexandru E.: Removed comment, removed trailing semicolons in macros,
	added ISB]

Signed-off-by: default avatarMark Rutland <mark.rutland@arm.com>
Signed-off-by: default avatarJulien Thierry <julien.thierry@arm.com>
Signed-off-by: default avatarAlexandru Elisei <alexandru.elisei@arm.com>
Tested-by: Sumit Garg <sumit.garg@linaro.org> (Developerbox)
Cc: Julien Thierry <julien.thierry.kdev@gmail.com>
Cc: Will Deacon <will.deacon@arm.com>
Cc: Peter Zijlstra <peterz@infradead.org>
Cc: Ingo Molnar <mingo@redhat.com>
Cc: Arnaldo Carvalho de Melo <acme@kernel.org>
Cc: Alexander Shishkin <alexander.shishkin@linux.intel.com>
Cc: Jiri Olsa <jolsa@redhat.com>
Cc: Namhyung Kim <namhyung@kernel.org>
Cc: Catalin Marinas <catalin.marinas@arm.com>
Link: https://lore.kernel.org/r/20200924110706.254996-3-alexandru.elisei@arm.com


Signed-off-by: default avatarWill Deacon <will@kernel.org>
parent 490d7b7c

arch/arm64/kernel/perf_event.c

+85 −14
Original line number Diff line number Diff line
@@ -371,6 +371,73 @@ static inline bool armv8pmu_event_is_chained(struct perf_event *event) 
#define	ARMV8_IDX_TO_COUNTER(x)	\

	(((x) - ARMV8_IDX_COUNTER0) & ARMV8_PMU_COUNTER_MASK)



/*

 * This code is really good

 */



#define PMEVN_CASE(n, case_macro) \

	case n: case_macro(n); break



#define PMEVN_SWITCH(x, case_macro)				\

	do {							\

		switch (x) {					\

		PMEVN_CASE(0,  case_macro);			\

		PMEVN_CASE(1,  case_macro);			\

		PMEVN_CASE(2,  case_macro);			\

		PMEVN_CASE(3,  case_macro);			\

		PMEVN_CASE(4,  case_macro);			\

		PMEVN_CASE(5,  case_macro);			\

		PMEVN_CASE(6,  case_macro);			\

		PMEVN_CASE(7,  case_macro);			\

		PMEVN_CASE(8,  case_macro);			\

		PMEVN_CASE(9,  case_macro);			\

		PMEVN_CASE(10, case_macro);			\

		PMEVN_CASE(11, case_macro);			\

		PMEVN_CASE(12, case_macro);			\

		PMEVN_CASE(13, case_macro);			\

		PMEVN_CASE(14, case_macro);			\

		PMEVN_CASE(15, case_macro);			\

		PMEVN_CASE(16, case_macro);			\

		PMEVN_CASE(17, case_macro);			\

		PMEVN_CASE(18, case_macro);			\

		PMEVN_CASE(19, case_macro);			\

		PMEVN_CASE(20, case_macro);			\

		PMEVN_CASE(21, case_macro);			\

		PMEVN_CASE(22, case_macro);			\

		PMEVN_CASE(23, case_macro);			\

		PMEVN_CASE(24, case_macro);			\

		PMEVN_CASE(25, case_macro);			\

		PMEVN_CASE(26, case_macro);			\

		PMEVN_CASE(27, case_macro);			\

		PMEVN_CASE(28, case_macro);			\

		PMEVN_CASE(29, case_macro);			\

		PMEVN_CASE(30, case_macro);			\

		default: WARN(1, "Invalid PMEV* index\n");	\

		}						\

	} while (0)



#define RETURN_READ_PMEVCNTRN(n) \

	return read_sysreg(pmevcntr##n##_el0)

static unsigned long read_pmevcntrn(int n)

{

	PMEVN_SWITCH(n, RETURN_READ_PMEVCNTRN);

	return 0;

}



#define WRITE_PMEVCNTRN(n) \

	write_sysreg(val, pmevcntr##n##_el0)

static void write_pmevcntrn(int n, unsigned long val)

{

	PMEVN_SWITCH(n, WRITE_PMEVCNTRN);

}



#define WRITE_PMEVTYPERN(n) \

	write_sysreg(val, pmevtyper##n##_el0)

static void write_pmevtypern(int n, unsigned long val)

{

	PMEVN_SWITCH(n, WRITE_PMEVTYPERN);

}



static inline u32 armv8pmu_pmcr_read(void)

{

	return read_sysreg(pmcr_el0);
@@ -393,17 +460,11 @@ static inline int armv8pmu_counter_has_overflowed(u32 pmnc, int idx) 
	return pmnc & BIT(ARMV8_IDX_TO_COUNTER(idx));

}



static inline void armv8pmu_select_counter(int idx)

static inline u32 armv8pmu_read_evcntr(int idx)

{

	u32 counter = ARMV8_IDX_TO_COUNTER(idx);

	write_sysreg(counter, pmselr_el0);

	isb();

}



static inline u64 armv8pmu_read_evcntr(int idx)

{

	armv8pmu_select_counter(idx);

	return read_sysreg(pmxevcntr_el0);

	return read_pmevcntrn(counter);

}



static inline u64 armv8pmu_read_hw_counter(struct perf_event *event)
@@ -471,8 +532,9 @@ static u64 armv8pmu_read_counter(struct perf_event *event) 


static inline void armv8pmu_write_evcntr(int idx, u64 value)

{

	armv8pmu_select_counter(idx);

	write_sysreg(value, pmxevcntr_el0);

	u32 counter = ARMV8_IDX_TO_COUNTER(idx);



	write_pmevcntrn(counter, value);

}



static inline void armv8pmu_write_hw_counter(struct perf_event *event,
@@ -503,9 +565,10 @@ static void armv8pmu_write_counter(struct perf_event *event, u64 value) 


static inline void armv8pmu_write_evtype(int idx, u32 val)

{

	armv8pmu_select_counter(idx);

	u32 counter = ARMV8_IDX_TO_COUNTER(idx);



	val &= ARMV8_PMU_EVTYPE_MASK;

	write_sysreg(val, pmxevtyper_el0);

	write_pmevtypern(counter, val);

}



static inline void armv8pmu_write_event_type(struct perf_event *event)
@@ -525,6 +588,9 @@ static inline void armv8pmu_write_event_type(struct perf_event *event) 
		armv8pmu_write_evtype(idx - 1, hwc->config_base);

		armv8pmu_write_evtype(idx, chain_evt);

	} else {

		if (idx == ARMV8_IDX_CYCLE_COUNTER)

			write_sysreg(hwc->config_base, pmccfiltr_el0);

		else

			armv8pmu_write_evtype(idx, hwc->config_base);

	}

}
@@ -564,6 +630,11 @@ static inline void armv8pmu_enable_event_counter(struct perf_event *event) 
static inline void armv8pmu_disable_counter(u32 mask)

{

	write_sysreg(mask, pmcntenclr_el0);

	/*

	 * Make sure the effects of disabling the counter are visible before we

	 * start configuring the event.

	 */

	isb();

}



static inline void armv8pmu_disable_event_counter(struct perf_event *event)
@@ -636,7 +707,7 @@ static void armv8pmu_enable_event(struct perf_event *event) 
	armv8pmu_disable_event_counter(event);



	/*

	 * Set event (if destined for PMNx counters).

	 * Set event.

	 */

	armv8pmu_write_event_type(event);

CRA Git | Maintained and supported by SUSTech CRA and CCSE