Commit 0f5da28e authored by Hsin-Yi Wang's avatar Hsin-Yi Wang Committed by Matthias Brugger
Browse files

arm64: dts: mt8173: add uart aliases

parent 668f44f3
Loading
Loading
Loading
Loading
+4 −0
Original line number Diff line number Diff line
@@ -50,6 +50,10 @@
		mdp_wdma0 = &mdp_wdma0;
		mdp_wrot0 = &mdp_wrot0;
		mdp_wrot1 = &mdp_wrot1;
		serial0 = &uart0;
		serial1 = &uart1;
		serial2 = &uart2;
		serial3 = &uart3;
	};

	cluster0_opp: opp_table0 {