Commit 0ef91ccd authored by Dinh Nguyen's avatar Dinh Nguyen
Browse files

arm: dts: socfpga: add reset-names to spi node 



Add reset-names = "spi" to spi dts nodes.

Signed-off-by: default avatarDinh Nguyen <dinguyen@kernel.org>
parent d4ae4dd3

arch/arm/boot/dts/socfpga.dtsi

+2 −0
Original line number Diff line number Diff line
@@ -829,6 +829,7 @@ 
			num-cs = <4>;

			clocks = <&spi_m_clk>;

			resets = <&rst SPIM0_RESET>;

			reset-names = "spi";

			status = "disabled";

		};
@@ -841,6 +842,7 @@ 
			num-cs = <4>;

			clocks = <&spi_m_clk>;

			resets = <&rst SPIM1_RESET>;

			reset-names = "spi";

			status = "disabled";

		};

arch/arm/boot/dts/socfpga_arria10.dtsi

+2 −0
Original line number Diff line number Diff line
@@ -613,6 +613,7 @@ 
			/*32bit_access;*/

			clocks = <&spi_m_clk>;

			resets = <&rst SPIM0_RESET>;

			reset-names = "spi";

			status = "disabled";

		};
@@ -628,6 +629,7 @@ 
			rx-dma-channel = <&pdma 17>;

			clocks = <&spi_m_clk>;

			resets = <&rst SPIM1_RESET>;

			reset-names = "spi";

			status = "disabled";

		};

arch/arm64/boot/dts/altera/socfpga_stratix10.dtsi

+2 −0
Original line number Diff line number Diff line
@@ -380,6 +380,7 @@ 
			reg = <0xffda4000 0x1000>;

			interrupts = <0 99 4>;

			resets = <&rst SPIM0_RESET>;

			reset-names = "spi";

			reg-io-width = <4>;

			num-cs = <4>;

			clocks = <&clkmgr STRATIX10_L4_MAIN_CLK>;
@@ -393,6 +394,7 @@ 
			reg = <0xffda5000 0x1000>;

			interrupts = <0 100 4>;

			resets = <&rst SPIM1_RESET>;

			reset-names = "spi";

			reg-io-width = <4>;

			num-cs = <4>;

			clocks = <&clkmgr STRATIX10_L4_MAIN_CLK>;

arch/arm64/boot/dts/intel/socfpga_agilex.dtsi

+2 −0
Original line number Diff line number Diff line
@@ -380,6 +380,7 @@ 
			reg = <0xffda4000 0x1000>;

			interrupts = <0 99 4>;

			resets = <&rst SPIM0_RESET>;

			reset-names = "spi";

			reg-io-width = <4>;

			num-cs = <4>;

			clocks = <&clkmgr AGILEX_L4_MAIN_CLK>;
@@ -393,6 +394,7 @@ 
			reg = <0xffda5000 0x1000>;

			interrupts = <0 100 4>;

			resets = <&rst SPIM1_RESET>;

			reset-names = "spi";

			reg-io-width = <4>;

			num-cs = <4>;

			clocks = <&clkmgr AGILEX_L4_MAIN_CLK>;

CRA Git | Maintained and supported by SUSTech CRA and CCSE