Commit 0ee40820 authored by Marek Vasut's avatar Marek Vasut Committed by Lorenzo Pieralisi
Browse files

PCI: rcar: Clean up the macros 



This patch replaces the (1 << n) with BIT(n) and cleans up whitespace,
no functional change.

Signed-off-by: default avatarMarek Vasut <marek.vasut+renesas@gmail.com>
Signed-off-by: default avatarLorenzo Pieralisi <lorenzo.pieralisi@arm.com>
Cc: Geert Uytterhoeven <geert+renesas@glider.be>
Cc: Phil Edworthy <phil.edworthy@renesas.com>
Cc: Simon Horman <horms+renesas@verge.net.au>
Cc: Wolfram Sang <wsa@the-dreams.de>
Cc: linux-renesas-soc@vger.kernel.org
Reviewed-by: default avatarNiklas Söderlund <niklas.soderlund+renesas@ragnatech.se>
Acked-by: default avatarRandy Dunlap <rdunlap@infradead.org>
Reviewed-by: default avatarGeert Uytterhoeven <geert+renesas@glider.be>
Reviewed-by: default avatarSimon Horman <horms+renesas@verge.net.au>
Reviewed-by: default avatarSimon Horman <horms+renesas@verge.net.au>
parent 0df6150e

drivers/pci/host/pcie-rcar.c

+27 −26
Original line number Diff line number Diff line
@@ -11,6 +11,7 @@ 
 * Author: Phil Edworthy <phil.edworthy@renesas.com>

 */



#include <linux/bitops.h>

#include <linux/clk.h>

#include <linux/delay.h>

#include <linux/interrupt.h>
@@ -30,9 +31,9 @@ 


#define PCIECAR			0x000010

#define PCIECCTLR		0x000018

#define  CONFIG_SEND_ENABLE	(1 << 31)

#define  CONFIG_SEND_ENABLE	BIT(31)

#define  TYPE0			(0 << 8)

#define  TYPE1			(1 << 8)

#define  TYPE1			BIT(8)

#define PCIECDR			0x000020

#define PCIEMSR			0x000028

#define PCIEINTXR		0x000400
@@ -44,7 +45,7 @@ 
#define PCIETSTR		0x02004

#define  DATA_LINK_ACTIVE	1

#define PCIEERRFR		0x02020

#define  UNSUPPORTED_REQUEST	(1 << 4)

#define  UNSUPPORTED_REQUEST	BIT(4)

#define PCIEMSIFR		0x02044

#define PCIEMSIALR		0x02048

#define  MSIFE			1
@@ -57,17 +58,17 @@ 
/* local address reg & mask */

#define PCIELAR(x)		(0x02200 + ((x) * 0x20))

#define PCIELAMR(x)		(0x02208 + ((x) * 0x20))

#define  LAM_PREFETCH		(1 << 3)

#define  LAM_64BIT		(1 << 2)

#define  LAR_ENABLE		(1 << 1)

#define  LAM_PREFETCH		BIT(3)

#define  LAM_64BIT		BIT(2)

#define  LAR_ENABLE		BIT(1)



/* PCIe address reg & mask */

#define PCIEPALR(x)		(0x03400 + ((x) * 0x20))

#define PCIEPAUR(x)		(0x03404 + ((x) * 0x20))

#define PCIEPAMR(x)		(0x03408 + ((x) * 0x20))

#define PCIEPTCTLR(x)		(0x0340c + ((x) * 0x20))

#define  PAR_ENABLE		(1 << 31)

#define  IO_SPACE		(1 << 8)

#define  PAR_ENABLE		BIT(31)

#define  IO_SPACE		BIT(8)



/* Configuration */

#define PCICONF(x)		(0x010000 + ((x) * 0x4))
@@ -79,23 +80,23 @@ 
#define IDSETR1			0x011004

#define TLCTLR			0x011048

#define MACSR			0x011054

#define  SPCHGFIN		(1 << 4)

#define  SPCHGFAIL		(1 << 6)

#define  SPCHGSUC		(1 << 7)

#define  SPCHGFIN		BIT(4)

#define  SPCHGFAIL		BIT(6)

#define  SPCHGSUC		BIT(7)

#define  LINK_SPEED		(0xf << 16)

#define  LINK_SPEED_2_5GTS	(1 << 16)

#define  LINK_SPEED_5_0GTS	(2 << 16)

#define MACCTLR			0x011058

#define  SPEED_CHANGE		(1 << 24)

#define  SCRAMBLE_DISABLE	(1 << 27)

#define  SPEED_CHANGE		BIT(24)

#define  SCRAMBLE_DISABLE	BIT(27)

#define MACS2R			0x011078

#define MACCGSPSETR		0x011084

#define  SPCNGRSN		(1 << 31)

#define  SPCNGRSN		BIT(31)



/* R-Car H1 PHY */

#define H1_PCIEPHYADRR		0x04000c

#define  WRITE_CMD		(1 << 16)

#define  PHY_ACK		(1 << 24)

#define  WRITE_CMD		BIT(16)

#define  PHY_ACK		BIT(24)

#define  RATE_POS		12

#define  LANE_POS		8

#define  ADR_POS		0

CRA Git | Maintained and supported by SUSTech CRA and CCSE