Commit 0eca7cf2 authored by Jarkko Nikula's avatar Jarkko Nikula Committed by Mark Brown
Browse files

spi: pxa2xx: Set the max_speed_hz of the master 



Carry input clock of the controller in max_speed_hz of struct spi_master
instead of in own driver data. They mean the same thing and more over now
the max_speed_hz is not even set here.

As an added bonus this allows SPI core to validate that transfer speed is
not beyond the maximum input clock. This is not a problem in spi-pxa2xx as
the driver doesn't use transfer speed parameter directly but via input
clock divider calculation which will top at divide by one. However it's
better to validate speed before passing it here.

Signed-off-by: default avatarJarkko Nikula <jarkko.nikula@linux.intel.com>
Signed-off-by: default avatarMark Brown <broonie@kernel.org>
parent b69d42b5

drivers/spi/spi-pxa2xx.c

+6 −6
Original line number Diff line number Diff line
@@ -802,7 +802,7 @@ static unsigned int quark_x1000_get_clk_div(int rate, u32 *dds) 


static unsigned int ssp_get_clk_div(struct driver_data *drv_data, int rate)

{

	unsigned long ssp_clk = drv_data->max_clk_rate;

	unsigned long ssp_clk = drv_data->master->max_speed_hz;

	const struct ssp_device *ssp = drv_data->ssp;



	rate = min_t(int, ssp_clk, rate);
@@ -1217,13 +1217,13 @@ static int setup(struct spi_device *spi) 
	/* NOTE:  PXA25x_SSP _could_ use external clocking ... */

	cr0 = pxa2xx_configure_sscr0(drv_data, clk_div, spi->bits_per_word);

	if (!pxa25x_ssp_comp(drv_data))

		dev_dbg(&spi->dev, "%ld Hz actual, %s\n",

			drv_data->max_clk_rate

		dev_dbg(&spi->dev, "%u Hz actual, %s\n",

			drv_data->master->max_speed_hz

				/ (1 + ((cr0 & SSCR0_SCR(0xfff)) >> 8)),

			chip->enable_dma ? "DMA" : "PIO");

	else

		dev_dbg(&spi->dev, "%ld Hz actual, %s\n",

			drv_data->max_clk_rate / 2

		dev_dbg(&spi->dev, "%u Hz actual, %s\n",

			drv_data->master->max_speed_hz / 2

				/ (1 + ((cr0 & SSCR0_SCR(0x0ff)) >> 8)),

			chip->enable_dma ? "DMA" : "PIO");
@@ -1473,7 +1473,7 @@ static int pxa2xx_spi_probe(struct platform_device *pdev) 
	/* Enable SOC clock */

	clk_prepare_enable(ssp->clk);



	drv_data->max_clk_rate = clk_get_rate(ssp->clk);

	master->max_speed_hz = clk_get_rate(ssp->clk);



	/* Load default SSP configuration */

	pxa2xx_spi_write(drv_data, SSCR0, 0);

drivers/spi/spi-pxa2xx.h

+0 −3
Original line number Diff line number Diff line
@@ -46,9 +46,6 @@ struct driver_data { 
	u32 clear_sr;

	u32 mask_sr;



	/* Maximun clock rate */

	unsigned long max_clk_rate;



	/* Message Transfer pump */

	struct tasklet_struct pump_transfers;

CRA Git | Maintained and supported by SUSTech CRA and CCSE