Commit 0ea0a188 authored by Jerome Brunet's avatar Jerome Brunet
Browse files

dt-bindings: clk: axg-audio: add sm1 bindings 



Add the compatible and clock ids of the sm1 audio clock controller

Reviewed-by: default avatarNeil Armstrong <narmstrong@baylibre.com>
Signed-off-by: default avatarJerome Brunet <jbrunet@baylibre.com>
parent 54ecb8f7

Documentation/devicetree/bindings/clock/amlogic,axg-audio-clkc.txt

+2 −1
Original line number Diff line number Diff line
@@ -7,7 +7,8 @@ devices. 
Required Properties:



- compatible	: should be "amlogic,axg-audio-clkc" for the A113X and A113D,

		  "amlogic,g12a-audio-clkc" for G12A.

		  "amlogic,g12a-audio-clkc" for G12A,

		  "amlogic,sm1-audio-clkc" for S905X3.

- reg		: physical base address of the clock controller and length of

		  memory mapped region.

- clocks	: a list of phandle + clock-specifier pairs for the clocks listed

include/dt-bindings/clock/axg-audio-clkc.h

+10 −0
Original line number Diff line number Diff line
@@ -80,5 +80,15 @@ 
#define AUD_CLKID_TDM_SCLK_PAD0		160

#define AUD_CLKID_TDM_SCLK_PAD1		161

#define AUD_CLKID_TDM_SCLK_PAD2		162

#define AUD_CLKID_TOP			163

#define AUD_CLKID_TORAM			164

#define AUD_CLKID_EQDRC			165

#define AUD_CLKID_RESAMPLE_B		166

#define AUD_CLKID_TOVAD			167

#define AUD_CLKID_LOCKER		168

#define AUD_CLKID_SPDIFIN_LB		169

#define AUD_CLKID_FRDDR_D		170

#define AUD_CLKID_TODDR_D		171

#define AUD_CLKID_LOOPBACK_B		172



#endif /* __AXG_AUDIO_CLKC_BINDINGS_H */

CRA Git | Maintained and supported by SUSTech CRA and CCSE