Commit 0dc994fb authored by Evan Quan's avatar Evan Quan Committed by Alex Deucher
Browse files

drm/amd/pm: fulfill the sienna cichlid UMD PSTATE profiling clocks 



Fulfill the UMD PSTATE profiling clocks of sienna cichlid.

Signed-off-by: default avatarEvan Quan <evan.quan@amd.com>
Acked-by: default avatarAlex Deucher <alexander.deucher@amd.com>
Signed-off-by: default avatarAlex Deucher <alexander.deucher@amd.com>
parent a0f55287

drivers/gpu/drm/amd/pm/swsmu/smu11/sienna_cichlid_ppt.c

+6 −0
Original line number Diff line number Diff line
@@ -1070,12 +1070,18 @@ static int sienna_cichlid_populate_umd_state_clk(struct smu_context *smu) 


	pstate_table->gfxclk_pstate.min = gfx_table->min;

	pstate_table->gfxclk_pstate.peak = gfx_table->max;

	if (gfx_table->max >= SIENNA_CICHLID_UMD_PSTATE_PROFILING_GFXCLK)

		pstate_table->gfxclk_pstate.standard = SIENNA_CICHLID_UMD_PSTATE_PROFILING_GFXCLK;



	pstate_table->uclk_pstate.min = mem_table->min;

	pstate_table->uclk_pstate.peak = mem_table->max;

	if (mem_table->max >= SIENNA_CICHLID_UMD_PSTATE_PROFILING_MEMCLK)

		pstate_table->uclk_pstate.standard = SIENNA_CICHLID_UMD_PSTATE_PROFILING_MEMCLK;



	pstate_table->socclk_pstate.min = soc_table->min;

	pstate_table->socclk_pstate.peak = soc_table->max;

	if (soc_table->max >= SIENNA_CICHLID_UMD_PSTATE_PROFILING_SOCCLK)

		pstate_table->socclk_pstate.standard = SIENNA_CICHLID_UMD_PSTATE_PROFILING_SOCCLK;



	return 0;

}

drivers/gpu/drm/amd/pm/swsmu/smu11/sienna_cichlid_ppt.h

+4 −0
Original line number Diff line number Diff line
@@ -29,6 +29,10 @@ typedef enum { 
  POWER_SOURCE_COUNT,

} POWER_SOURCE_e;



#define SIENNA_CICHLID_UMD_PSTATE_PROFILING_GFXCLK    1825

#define SIENNA_CICHLID_UMD_PSTATE_PROFILING_SOCCLK    960

#define SIENNA_CICHLID_UMD_PSTATE_PROFILING_MEMCLK    1000



extern void sienna_cichlid_set_ppt_funcs(struct smu_context *smu);



#endif

CRA Git | Maintained and supported by SUSTech CRA and CCSE