Commit 0d2eb44f authored by Lucas De Marchi's avatar Lucas De Marchi Committed by Ingo Molnar
Browse files

x86: Fix common misspellings 



They were generated by 'codespell' and then manually reviewed.

Signed-off-by: default avatarLucas De Marchi <lucas.demarchi@profusion.mobi>
Cc: trivial@kernel.org
LKML-Reference: <1300389856-1099-3-git-send-email-lucas.demarchi@profusion.mobi>
Signed-off-by: default avatarIngo Molnar <mingo@elte.hu>
parent a6c3270b

arch/x86/Kconfig.cpu

+1 −1
Original line number Diff line number Diff line
@@ -326,7 +326,7 @@ config X86_PPRO_FENCE 
	  Old PentiumPro multiprocessor systems had errata that could cause

	  memory operations to violate the x86 ordering standard in rare cases.

	  Enabling this option will attempt to work around some (but not all)

	  occurances of this problem, at the cost of much heavier spinlock and

	  occurrences of this problem, at the cost of much heavier spinlock and

	  memory barrier operations.



	  If unsure, say n here. Even distro kernels should think twice before

arch/x86/crypto/aesni-intel_asm.S

+3 −3
Original line number Diff line number Diff line
@@ -1346,7 +1346,7 @@ _zero_cipher_left_decrypt: 
	and	$15, %r13				# %r13 = arg4 (mod 16)

	je	_multiple_of_16_bytes_decrypt



        # Handle the last <16 byte block seperately

        # Handle the last <16 byte block separately



	paddd ONE(%rip), %xmm0         # increment CNT to get Yn

        movdqa SHUF_MASK(%rip), %xmm10
@@ -1355,7 +1355,7 @@ _zero_cipher_left_decrypt: 
	ENCRYPT_SINGLE_BLOCK  %xmm0, %xmm1    # E(K, Yn)

	sub $16, %r11

	add %r13, %r11

	movdqu (%arg3,%r11,1), %xmm1   # recieve the last <16 byte block

	movdqu (%arg3,%r11,1), %xmm1   # receive the last <16 byte block

	lea SHIFT_MASK+16(%rip), %r12

	sub %r13, %r12

# adjust the shuffle mask pointer to be able to shift 16-%r13 bytes
@@ -1607,7 +1607,7 @@ _zero_cipher_left_encrypt: 
	and	$15, %r13			# %r13 = arg4 (mod 16)

	je	_multiple_of_16_bytes_encrypt



         # Handle the last <16 Byte block seperately

         # Handle the last <16 Byte block separately

	paddd ONE(%rip), %xmm0                # INCR CNT to get Yn

        movdqa SHUF_MASK(%rip), %xmm10

	PSHUFB_XMM %xmm10, %xmm0

arch/x86/include/asm/cacheflush.h

+1 −1
Original line number Diff line number Diff line
@@ -71,7 +71,7 @@ static inline void set_page_memtype(struct page *pg, unsigned long memtype) { } 
 * Read/Write    : ReadOnly, ReadWrite

 * Presence      : NotPresent

 *

 * Within a catagory, the attributes are mutually exclusive.

 * Within a category, the attributes are mutually exclusive.

 *

 * The implementation of this API will take care of various aspects that

 * are associated with changing such attributes, such as:

arch/x86/include/asm/nmi.h

+2 −2
Original line number Diff line number Diff line
@@ -29,7 +29,7 @@ void arch_trigger_all_cpu_backtrace(void); 
 * external nmis, because the local ones are more frequent.

 *

 * Also setup some default high/normal/low settings for

 * subsystems to registers with.  Using 4 bits to seperate

 * subsystems to registers with.  Using 4 bits to separate

 * the priorities.  This can go a lot higher if needed be.

 */

arch/x86/include/asm/nops.h

+1 −1
Original line number Diff line number Diff line
@@ -38,7 +38,7 @@ 
#define K8_NOP8	K8_NOP4 K8_NOP4



/* K7 nops

   uses eax dependencies (arbitary choice)

   uses eax dependencies (arbitrary choice)

   1: nop

   2: movl %eax,%eax

   3: leal (,%eax,1),%eax

CRA Git | Maintained and supported by SUSTech CRA and CCSE