Commit 0ca0c827 authored by Philipp Zabel's avatar Philipp Zabel Committed by Thierry Reding
Browse files

drm/panel: simple: Add DLC DLC0700YZG-1 panel 



This patch adds support for DLC DLC0700YZG-1 1024x600 LVDS panels
to the simple-panel driver.

Signed-off-by: default avatarPhilipp Zabel <p.zabel@pengutronix.de>
[m.felsch@pengutronix.de: fix typo in compatible dt-binding]
[m.felsch@pengutronix.de: add property bindings]
Signed-off-by: default avatarMarco Felsch <m.felsch@pengutronix.de>
Reviewed-by: default avatarEric Anholt <eric@anholt.net>
Signed-off-by: default avatarThierry Reding <treding@nvidia.com>
Link: https://patchwork.freedesktop.org/patch/msgid/20180523092504.5142-3-m.felsch@pengutronix.de
parent 7a6aca49

Documentation/devicetree/bindings/display/panel/dlc,dlc0700yzg-1.txt

0 → 100644
+13 −0
Original line number Diff line number Diff line 
DLC Display Co. DLC0700YZG-1 7.0" WSVGA TFT LCD panel



Required properties:

- compatible: should be "dlc,dlc0700yzg-1"

- power-supply: See simple-panel.txt



Optional properties:

- reset-gpios: See panel-common.txt

- enable-gpios: See simple-panel.txt

- backlight: See simple-panel.txt



This binding is compatible with the simple-panel binding, which is specified

in simple-panel.txt in this directory.

drivers/gpu/drm/panel/panel-simple.c

+32 −0
Original line number Diff line number Diff line
@@ -884,6 +884,35 @@ static const struct panel_desc chunghwa_claa101wb01 = { 
	},

};



static const struct display_timing dlc_dlc0700yzg_1_timing = {

	.pixelclock = { 45000000, 51200000, 57000000 },

	.hactive = { 1024, 1024, 1024 },

	.hfront_porch = { 100, 106, 113 },

	.hback_porch = { 100, 106, 113 },

	.hsync_len = { 100, 108, 114 },

	.vactive = { 600, 600, 600 },

	.vfront_porch = { 8, 11, 15 },

	.vback_porch = { 8, 11, 15 },

	.vsync_len = { 9, 13, 15 },

	.flags = DISPLAY_FLAGS_DE_HIGH,

};



static const struct panel_desc dlc_dlc0700yzg_1 = {

	.timings = &dlc_dlc0700yzg_1_timing,

	.num_timings = 1,

	.bpc = 6,

	.size = {

		.width = 154,

		.height = 86,

	},

	.delay = {

		.prepare = 30,

		.enable = 200,

		.disable = 200,

	},

	.bus_format = MEDIA_BUS_FMT_RGB666_1X7X3_SPWG,

};



static const struct drm_display_mode edt_et057090dhu_mode = {

	.clock = 25175,

	.hdisplay = 640,
@@ -2220,6 +2249,9 @@ static const struct of_device_id platform_of_match[] = { 
	}, {

		.compatible = "chunghwa,claa101wb01",

		.data = &chunghwa_claa101wb01

	}, {

		.compatible = "dlc,dlc0700yzg-1",

		.data = &dlc_dlc0700yzg_1,

	}, {

		.compatible = "edt,et057090dhu",

		.data = &edt_et057090dhu,

CRA Git | Maintained and supported by SUSTech CRA and CCSE