Commit 0b416097 authored by Arnd Bergmann's avatar Arnd Bergmann
Browse files

Merge tag 'rzg-clock-defs-tag1' of... 

Merge tag 'rzg-clock-defs-tag1' of git://git.kernel.org/pub/scm/linux/kernel/git/geert/renesas-drivers into next/dt

Pull "Renesas RZ/G1M and RZ/G1E CPG Core Clock Definitions" from Geert Uytterhoeven:

Shared by clock drivers, and DTS files.

* tag 'rzg-clock-defs-tag1' of git://git.kernel.org/pub/scm/linux/kernel/git/geert/renesas-drivers:
  clk: renesas: Add r8a7745 CPG Core Clock Definitions
  clk: renesas: Add r8a7743 CPG Core Clock Definitions
parents 31866927 1fa8a875

include/dt-bindings/clock/r8a7743-cpg-mssr.h

0 → 100644
+43 −0
Original line number Diff line number Diff line 
/*

 * Copyright (C) 2016 Cogent Embedded Inc.

 *

 * This program is free software; you can redistribute it and/or modify

 * it under the terms of the GNU General Public License as published by

 * the Free Software Foundation; either version 2 of the License, or

 * (at your option) any later version.

 */

#ifndef __DT_BINDINGS_CLOCK_R8A7743_CPG_MSSR_H__

#define __DT_BINDINGS_CLOCK_R8A7743_CPG_MSSR_H__



#include <dt-bindings/clock/renesas-cpg-mssr.h>



/* r8a7743 CPG Core Clocks */

#define R8A7743_CLK_Z		0

#define R8A7743_CLK_ZG		1

#define R8A7743_CLK_ZTR		2

#define R8A7743_CLK_ZTRD2	3

#define R8A7743_CLK_ZT		4

#define R8A7743_CLK_ZX		5

#define R8A7743_CLK_ZS		6

#define R8A7743_CLK_HP		7

#define R8A7743_CLK_B		9

#define R8A7743_CLK_LB		10

#define R8A7743_CLK_P		11

#define R8A7743_CLK_CL		12

#define R8A7743_CLK_M2		13

#define R8A7743_CLK_ZB3		15

#define R8A7743_CLK_ZB3D2	16

#define R8A7743_CLK_DDR		17

#define R8A7743_CLK_SDH		18

#define R8A7743_CLK_SD0		19

#define R8A7743_CLK_SD2		20

#define R8A7743_CLK_SD3		21

#define R8A7743_CLK_MMC0	22

#define R8A7743_CLK_MP		23

#define R8A7743_CLK_QSPI	26

#define R8A7743_CLK_CP		27

#define R8A7743_CLK_RCAN	28

#define R8A7743_CLK_R		29

#define R8A7743_CLK_OSC		30



#endif /* __DT_BINDINGS_CLOCK_R8A7743_CPG_MSSR_H__ */

include/dt-bindings/clock/r8a7745-cpg-mssr.h

0 → 100644
+44 −0
Original line number Diff line number Diff line 
/*

 * Copyright (C) 2016 Cogent Embedded Inc.

 *

 * This program is free software; you can redistribute it and/or modify

 * it under the terms of the GNU General Public License as published by

 * the Free Software Foundation; either version 2 of the License, or

 * (at your option) any later version.

 */

#ifndef __DT_BINDINGS_CLOCK_R8A7745_CPG_MSSR_H__

#define __DT_BINDINGS_CLOCK_R8A7745_CPG_MSSR_H__



#include <dt-bindings/clock/renesas-cpg-mssr.h>



/* r8a7745 CPG Core Clocks */

#define R8A7745_CLK_Z2		0

#define R8A7745_CLK_ZG		1

#define R8A7745_CLK_ZTR		2

#define R8A7745_CLK_ZTRD2	3

#define R8A7745_CLK_ZT		4

#define R8A7745_CLK_ZX		5

#define R8A7745_CLK_ZS		6

#define R8A7745_CLK_HP		7

#define R8A7745_CLK_B		9

#define R8A7745_CLK_LB		10

#define R8A7745_CLK_P		11

#define R8A7745_CLK_CL		12

#define R8A7745_CLK_CP		13

#define R8A7745_CLK_M2		14

#define R8A7745_CLK_ZB3		16

#define R8A7745_CLK_ZB3D2	17

#define R8A7745_CLK_DDR		18

#define R8A7745_CLK_SDH		19

#define R8A7745_CLK_SD0		20

#define R8A7745_CLK_SD2		21

#define R8A7745_CLK_SD3		22

#define R8A7745_CLK_MMC0	23

#define R8A7745_CLK_MP		24

#define R8A7745_CLK_QSPI	25

#define R8A7745_CLK_CPEX	26

#define R8A7745_CLK_RCAN	27

#define R8A7745_CLK_R		28

#define R8A7745_CLK_OSC		29



#endif /* __DT_BINDINGS_CLOCK_R8A7745_CPG_MSSR_H__ */

CRA Git | Maintained and supported by SUSTech CRA and CCSE