Commit 0b274481 authored by Ben Widawsky's avatar Ben Widawsky Committed by Daniel Vetter
Browse files

drm/i915: Create MMIO virtual functions 



In preparation for having per GEN MMIO functions, create, and start
using MMIO functions in our uncore data structure. This simply makes the
transition easier by allowing us to just plug in the per GEN stuff
later.

For simplicity, I moved the intel_uncore_init() function down since
those rely on static functions defined lower in the file. This is most
of the churn in this patch.

I made one unrelated change here by using off_t datatype for the offset
of the register to write. I like the clarity that this brings to the
code. If I did it as a separate patch, I am pretty certain it would get
bikeshedded to oblivion.

Requested-by: default avatarDaniel Vetter <daniel.vetter@ffwll.ch>
Signed-off-by: default avatarBen Widawsky <ben@bwidawsk.net>
Reviewed-by: default avatarDamien Lespiau <damien.lespiau@intel.com>
Signed-off-by: default avatarDaniel Vetter <daniel.vetter@ffwll.ch>
parent 18ce3994

drivers/gpu/drm/i915/i915_drv.h

+29 −31
Original line number Diff line number Diff line
@@ -399,6 +399,20 @@ struct drm_i915_display_funcs { 
struct intel_uncore_funcs {

	void (*force_wake_get)(struct drm_i915_private *dev_priv);

	void (*force_wake_put)(struct drm_i915_private *dev_priv);



	uint8_t  (*mmio_readb)(struct drm_i915_private *dev_priv, off_t offset, bool trace);

	uint16_t (*mmio_readw)(struct drm_i915_private *dev_priv, off_t offset, bool trace);

	uint32_t (*mmio_readl)(struct drm_i915_private *dev_priv, off_t offset, bool trace);

	uint64_t (*mmio_readq)(struct drm_i915_private *dev_priv, off_t offset, bool trace);



	void (*mmio_writeb)(struct drm_i915_private *dev_priv, off_t offset,

				uint8_t val, bool trace);

	void (*mmio_writew)(struct drm_i915_private *dev_priv, off_t offset,

				uint16_t val, bool trace);

	void (*mmio_writel)(struct drm_i915_private *dev_priv, off_t offset,

				uint32_t val, bool trace);

	void (*mmio_writeq)(struct drm_i915_private *dev_priv, off_t offset,

				uint64_t val, bool trace);

};



struct intel_uncore {
@@ -2337,37 +2351,21 @@ void intel_sbi_write(struct drm_i915_private *dev_priv, u16 reg, u32 value, 
int vlv_gpu_freq(int ddr_freq, int val);

int vlv_freq_opcode(int ddr_freq, int val);



#define __i915_read(x) \

	u##x i915_read##x(struct drm_i915_private *dev_priv, u32 reg, bool trace);

__i915_read(8)

__i915_read(16)

__i915_read(32)

__i915_read(64)

#undef __i915_read



#define __i915_write(x) \

	void i915_write##x(struct drm_i915_private *dev_priv, u32 reg, u##x val, bool trace);

__i915_write(8)

__i915_write(16)

__i915_write(32)

__i915_write(64)

#undef __i915_write



#define I915_READ8(reg)		i915_read8(dev_priv, (reg), true)

#define I915_WRITE8(reg, val)	i915_write8(dev_priv, (reg), (val), true)



#define I915_READ16(reg)	i915_read16(dev_priv, (reg), true)

#define I915_WRITE16(reg, val)	i915_write16(dev_priv, (reg), (val), true)

#define I915_READ16_NOTRACE(reg)	i915_read16(dev_priv, (reg), false)

#define I915_WRITE16_NOTRACE(reg, val)	i915_write16(dev_priv, (reg), (val), false)



#define I915_READ(reg)		i915_read32(dev_priv, (reg), true)

#define I915_WRITE(reg, val)	i915_write32(dev_priv, (reg), (val), true)

#define I915_READ_NOTRACE(reg)		i915_read32(dev_priv, (reg), false)

#define I915_WRITE_NOTRACE(reg, val)	i915_write32(dev_priv, (reg), (val), false)



#define I915_WRITE64(reg, val)	i915_write64(dev_priv, (reg), (val), true)

#define I915_READ64(reg)	i915_read64(dev_priv, (reg), true)

#define I915_READ8(reg)		dev_priv->uncore.funcs.mmio_readb(dev_priv, (reg), true)

#define I915_WRITE8(reg, val)	dev_priv->uncore.funcs.mmio_writeb(dev_priv, (reg), (val), true)



#define I915_READ16(reg)	dev_priv->uncore.funcs.mmio_readw(dev_priv, (reg), true)

#define I915_WRITE16(reg, val)	dev_priv->uncore.funcs.mmio_writew(dev_priv, (reg), (val), true)

#define I915_READ16_NOTRACE(reg)	dev_priv->uncore.funcs.mmio_readw(dev_priv, (reg), false)

#define I915_WRITE16_NOTRACE(reg, val)	dev_priv->uncore.funcs.mmio_writew(dev_priv, (reg), (val), false)



#define I915_READ(reg)		dev_priv->uncore.funcs.mmio_readl(dev_priv, (reg), true)

#define I915_WRITE(reg, val)	dev_priv->uncore.funcs.mmio_writel(dev_priv, (reg), (val), true)

#define I915_READ_NOTRACE(reg)		dev_priv->uncore.funcs.mmio_readl(dev_priv, (reg), false)

#define I915_WRITE_NOTRACE(reg, val)	dev_priv->uncore.funcs.mmio_writel(dev_priv, (reg), (val), false)



#define I915_WRITE64(reg, val)	dev_priv->uncore.funcs.mmio_writeq(dev_priv, (reg), (val), true)

#define I915_READ64(reg)	dev_priv->uncore.funcs.mmio_readq(dev_priv, (reg), true)



#define POSTING_READ(reg)	(void)I915_READ_NOTRACE(reg)

#define POSTING_READ16(reg)	(void)I915_READ16_NOTRACE(reg)

drivers/gpu/drm/i915/intel_uncore.c

+75 −64
Original line number Diff line number Diff line
@@ -235,68 +235,6 @@ void intel_uncore_early_sanitize(struct drm_device *dev) 
	}

}



void intel_uncore_init(struct drm_device *dev)

{

	struct drm_i915_private *dev_priv = dev->dev_private;



	INIT_DELAYED_WORK(&dev_priv->uncore.force_wake_work,

			  gen6_force_wake_work);



	if (IS_VALLEYVIEW(dev)) {

		dev_priv->uncore.funcs.force_wake_get = vlv_force_wake_get;

		dev_priv->uncore.funcs.force_wake_put = vlv_force_wake_put;

	} else if (IS_HASWELL(dev)) {

		dev_priv->uncore.funcs.force_wake_get = __gen6_gt_force_wake_mt_get;

		dev_priv->uncore.funcs.force_wake_put = __gen6_gt_force_wake_mt_put;

	} else if (IS_IVYBRIDGE(dev)) {

		u32 ecobus;



		/* IVB configs may use multi-threaded forcewake */



		/* A small trick here - if the bios hasn't configured

		 * MT forcewake, and if the device is in RC6, then

		 * force_wake_mt_get will not wake the device and the

		 * ECOBUS read will return zero. Which will be

		 * (correctly) interpreted by the test below as MT

		 * forcewake being disabled.

		 */

		mutex_lock(&dev->struct_mutex);

		__gen6_gt_force_wake_mt_get(dev_priv);

		ecobus = __raw_i915_read32(dev_priv, ECOBUS);

		__gen6_gt_force_wake_mt_put(dev_priv);

		mutex_unlock(&dev->struct_mutex);



		if (ecobus & FORCEWAKE_MT_ENABLE) {

			dev_priv->uncore.funcs.force_wake_get =

				__gen6_gt_force_wake_mt_get;

			dev_priv->uncore.funcs.force_wake_put =

				__gen6_gt_force_wake_mt_put;

		} else {

			DRM_INFO("No MT forcewake available on Ivybridge, this can result in issues\n");

			DRM_INFO("when using vblank-synced partial screen updates.\n");

			dev_priv->uncore.funcs.force_wake_get =

				__gen6_gt_force_wake_get;

			dev_priv->uncore.funcs.force_wake_put =

				__gen6_gt_force_wake_put;

		}

	} else if (IS_GEN6(dev)) {

		dev_priv->uncore.funcs.force_wake_get =

			__gen6_gt_force_wake_get;

		dev_priv->uncore.funcs.force_wake_put =

			__gen6_gt_force_wake_put;

	}

}



void intel_uncore_fini(struct drm_device *dev)

{

	struct drm_i915_private *dev_priv = dev->dev_private;



	flush_delayed_work(&dev_priv->uncore.force_wake_work);



	/* Paranoia: make sure we have disabled everything before we exit. */

	intel_uncore_sanitize(dev);

}



static void intel_uncore_forcewake_reset(struct drm_device *dev)

{

	struct drm_i915_private *dev_priv = dev->dev_private;
@@ -404,7 +342,8 @@ hsw_unclaimed_reg_check(struct drm_i915_private *dev_priv, u32 reg) 
}



#define __i915_read(x) \

u##x i915_read##x(struct drm_i915_private *dev_priv, u32 reg, bool trace) { \

static u##x \

i915_read##x(struct drm_i915_private *dev_priv, off_t reg, bool trace) { \

	unsigned long irqflags; \

	u##x val = 0; \

	spin_lock_irqsave(&dev_priv->uncore.lock, irqflags); \
@@ -431,7 +370,8 @@ __i915_read(64) 
#undef __i915_read



#define __i915_write(x) \

void i915_write##x(struct drm_i915_private *dev_priv, u32 reg, u##x val, bool trace) { \

static void \

i915_write##x(struct drm_i915_private *dev_priv, off_t reg, u##x val, bool trace) { \

	unsigned long irqflags; \

	u32 __fifo_ret = 0; \

	trace_i915_reg_rw(true, reg, val, sizeof(val), trace); \
@@ -455,6 +395,77 @@ __i915_write(32) 
__i915_write(64)

#undef __i915_write



void intel_uncore_init(struct drm_device *dev)

{

	struct drm_i915_private *dev_priv = dev->dev_private;



	INIT_DELAYED_WORK(&dev_priv->uncore.force_wake_work,

			  gen6_force_wake_work);



	if (IS_VALLEYVIEW(dev)) {

		dev_priv->uncore.funcs.force_wake_get = vlv_force_wake_get;

		dev_priv->uncore.funcs.force_wake_put = vlv_force_wake_put;

	} else if (IS_HASWELL(dev)) {

		dev_priv->uncore.funcs.force_wake_get = __gen6_gt_force_wake_mt_get;

		dev_priv->uncore.funcs.force_wake_put = __gen6_gt_force_wake_mt_put;

	} else if (IS_IVYBRIDGE(dev)) {

		u32 ecobus;



		/* IVB configs may use multi-threaded forcewake */



		/* A small trick here - if the bios hasn't configured

		 * MT forcewake, and if the device is in RC6, then

		 * force_wake_mt_get will not wake the device and the

		 * ECOBUS read will return zero. Which will be

		 * (correctly) interpreted by the test below as MT

		 * forcewake being disabled.

		 */

		mutex_lock(&dev->struct_mutex);

		__gen6_gt_force_wake_mt_get(dev_priv);

		ecobus = __raw_i915_read32(dev_priv, ECOBUS);

		__gen6_gt_force_wake_mt_put(dev_priv);

		mutex_unlock(&dev->struct_mutex);



		if (ecobus & FORCEWAKE_MT_ENABLE) {

			dev_priv->uncore.funcs.force_wake_get =

				__gen6_gt_force_wake_mt_get;

			dev_priv->uncore.funcs.force_wake_put =

				__gen6_gt_force_wake_mt_put;

		} else {

			DRM_INFO("No MT forcewake available on Ivybridge, this can result in issues\n");

			DRM_INFO("when using vblank-synced partial screen updates.\n");

			dev_priv->uncore.funcs.force_wake_get =

				__gen6_gt_force_wake_get;

			dev_priv->uncore.funcs.force_wake_put =

				__gen6_gt_force_wake_put;

		}

	} else if (IS_GEN6(dev)) {

		dev_priv->uncore.funcs.force_wake_get =

			__gen6_gt_force_wake_get;

		dev_priv->uncore.funcs.force_wake_put =

			__gen6_gt_force_wake_put;

	}



	dev_priv->uncore.funcs.mmio_readb  = i915_read8;

	dev_priv->uncore.funcs.mmio_readw  = i915_read16;

	dev_priv->uncore.funcs.mmio_readl  = i915_read32;

	dev_priv->uncore.funcs.mmio_readq  = i915_read64;

	dev_priv->uncore.funcs.mmio_writeb = i915_write8;

	dev_priv->uncore.funcs.mmio_writew = i915_write16;

	dev_priv->uncore.funcs.mmio_writel = i915_write32;

	dev_priv->uncore.funcs.mmio_writeq = i915_write64;

}



void intel_uncore_fini(struct drm_device *dev)

{

	struct drm_i915_private *dev_priv = dev->dev_private;



	flush_delayed_work(&dev_priv->uncore.force_wake_work);



	/* Paranoia: make sure we have disabled everything before we exit. */

	intel_uncore_sanitize(dev);

}



static const struct register_whitelist {

	uint64_t offset;

	uint32_t size;

CRA Git | Maintained and supported by SUSTech CRA and CCSE