Commit 08ec0c58 authored by John Stultz's avatar John Stultz Committed by John Stultz
Browse files

x86: Improve TSC calibration using a delayed workqueue 



Boot to boot the TSC calibration may vary by quite a large amount.

While normal variance of 50-100ppm can easily be seen, the quick
calibration code only requires 500ppm accuracy, which is the limit
of what NTP can correct for.

This can cause problems for systems being used as NTP servers, as
every time they reboot it can take hours for them to calculate the
new drift error caused by the calibration.

The classic trade-off here is calibration accuracy vs slow boot times,
as during the calibration nothing else can run.

This patch uses a delayed workqueue  to calibrate the TSC over the
period of a second. This allows very accurate calibration (in my
tests only varying by 1khz or 0.4ppm boot to boot). Additionally this
refined calibration step does not block the boot process, and only
delays the TSC clocksoure registration by a few seconds in early boot.
If the refined calibration strays 1% from the early boot calibration
value, the system will fall back to already calculated early boot
calibration.

Credit to Andi Kleen who suggested using a timer quite awhile back,
but I dismissed it thinking the timer calibration would be done after
the clocksource was registered (which would break things). Forgive
me for my short-sightedness.

This patch has worked very well in my testing, but TSC hardware is
quite varied so it would probably be good to get some extended
testing, possibly pushing inclusion out to 2.6.39.

Signed-off-by: default avatarJohn Stultz <johnstul@us.ibm.com>
LKML-Reference: <1289003985-29060-1-git-send-email-johnstul@us.ibm.com>
Reviewed-by: default avatarThomas Gleixner <tglx@linutronix.de>
CC: Thomas Gleixner <tglx@linutronix.de>
CC: Ingo Molnar <mingo@elte.hu>
CC: Martin Schwidefsky <schwidefsky@de.ibm.com>
CC: Clark Williams <williams@redhat.com>
CC: Andi Kleen <andi@firstfloor.org>
parent b0f96900

arch/x86/kernel/tsc.c

+83 −3
Original line number Diff line number Diff line
@@ -888,7 +888,82 @@ __cpuinit int unsynchronized_tsc(void) 
	return 0;

}



static void __init init_tsc_clocksource(void)



static void tsc_refine_calibration_work(struct work_struct *work);

static DECLARE_DELAYED_WORK(tsc_irqwork, tsc_refine_calibration_work);

/**

 * tsc_refine_calibration_work - Further refine tsc freq calibration

 * @work - ignored.

 *

 * This functions uses delayed work over a period of a

 * second to further refine the TSC freq value. Since this is

 * timer based, instead of loop based, we don't block the boot

 * process while this longer calibration is done.

 *

 * If there are any calibration anomolies (too many SMIs, etc),

 * or the refined calibration is off by 1% of the fast early

 * calibration, we throw out the new calibration and use the

 * early calibration.

 */

static void tsc_refine_calibration_work(struct work_struct *work)

{

	static u64 tsc_start = -1, ref_start;

	static int hpet;

	u64 tsc_stop, ref_stop, delta;

	unsigned long freq;



	/* Don't bother refining TSC on unstable systems */

	if (check_tsc_unstable())

		goto out;



	/*

	 * Since the work is started early in boot, we may be

	 * delayed the first time we expire. So set the workqueue

	 * again once we know timers are working.

	 */

	if (tsc_start == -1) {

		/*

		 * Only set hpet once, to avoid mixing hardware

		 * if the hpet becomes enabled later.

		 */

		hpet = is_hpet_enabled();

		schedule_delayed_work(&tsc_irqwork, HZ);

		tsc_start = tsc_read_refs(&ref_start, hpet);

		return;

	}



	tsc_stop = tsc_read_refs(&ref_stop, hpet);



	/* hpet or pmtimer available ? */

	if (!hpet && !ref_start && !ref_stop)

		goto out;



	/* Check, whether the sampling was disturbed by an SMI */

	if (tsc_start == ULLONG_MAX || tsc_stop == ULLONG_MAX)

		goto out;



	delta = tsc_stop - tsc_start;

	delta *= 1000000LL;

	if (hpet)

		freq = calc_hpet_ref(delta, ref_start, ref_stop);

	else

		freq = calc_pmtimer_ref(delta, ref_start, ref_stop);



	/* Make sure we're within 1% */

	if (abs(tsc_khz - freq) > tsc_khz/100)

		goto out;



	tsc_khz = freq;

	printk(KERN_INFO "Refined TSC clocksource calibration: "

		"%lu.%03lu MHz.\n", (unsigned long)tsc_khz / 1000,

					(unsigned long)tsc_khz % 1000);



out:

	clocksource_register_khz(&clocksource_tsc, tsc_khz);

}





static int __init init_tsc_clocksource(void)

{

	if (tsc_clocksource_reliable)

		clocksource_tsc.flags &= ~CLOCK_SOURCE_MUST_VERIFY;
@@ -897,8 +972,14 @@ static void __init init_tsc_clocksource(void) 
		clocksource_tsc.rating = 0;

		clocksource_tsc.flags &= ~CLOCK_SOURCE_IS_CONTINUOUS;

	}

	clocksource_register_khz(&clocksource_tsc, tsc_khz);

	schedule_delayed_work(&tsc_irqwork, 0);

	return 0;

}

/*

 * We use device_initcall here, to ensure we run after the hpet

 * is fully initialized, which may occur at fs_initcall time.

 */

device_initcall(init_tsc_clocksource);



void __init tsc_init(void)

{
@@ -952,6 +1033,5 @@ void __init tsc_init(void) 
		mark_tsc_unstable("TSCs unsynchronized");



	check_system_tsc_reliable();

	init_tsc_clocksource();

}

CRA Git | Maintained and supported by SUSTech CRA and CCSE