Commit 085a4ea9 authored by Jian Hu's avatar Jian Hu Committed by Neil Armstrong
Browse files

clk: meson: g12a: add peripheral clock controller 



Add the peripheral clock controller found in the g12a SoC family

Signed-off-by: default avatarJian Hu <jian.hu@amlogic.com>
Signed-off-by: default avatarNeil Armstrong <narmstrong@baylibre.com>
Signed-off-by: default avatarJerome Brunet <jbrunet@baylibre.com>
Reviewed-by: default avatarNeil Armstrong <narmstrong@baylibre.com>
Link: https://lkml.kernel.org/r/20190201145345.6795-4-jbrunet@baylibre.com
parent 25db146a

drivers/clk/meson/Kconfig

+12 −0
Original line number Diff line number Diff line
@@ -88,3 +88,15 @@ config COMMON_CLK_AXG_AUDIO 
	help

	  Support for the audio clock controller on AmLogic A113D devices,

	  aka axg, Say Y if you want audio subsystem to work.



config COMMON_CLK_G12A

	bool

	depends on ARCH_MESON

	select COMMON_CLK_MESON_INPUT

	select COMMON_CLK_MESON_REGMAP

	select COMMON_CLK_MESON_MPLL

	select COMMON_CLK_MESON_PLL

	select MFD_SYSCON

	help

	  Support for the clock controller on Amlogic S905D2, S905X2 and S905Y2

	  devices, aka g12a. Say Y if you want peripherals to work.

drivers/clk/meson/Makefile

+1 −0
Original line number Diff line number Diff line
@@ -15,4 +15,5 @@ obj-$(CONFIG_COMMON_CLK_MESON_VID_PLL_DIV) += vid-pll-div.o 
obj-$(CONFIG_COMMON_CLK_AXG) += axg.o axg-aoclk.o

obj-$(CONFIG_COMMON_CLK_AXG_AUDIO) += axg-audio.o

obj-$(CONFIG_COMMON_CLK_GXBB) += gxbb.o gxbb-aoclk.o

obj-$(CONFIG_COMMON_CLK_G12A) += g12a.o

obj-$(CONFIG_COMMON_CLK_MESON8B) += meson8b.o

drivers/clk/meson/clk-regmap.h

+7 −2
Original line number Diff line number Diff line
@@ -111,7 +111,7 @@ clk_get_regmap_mux_data(struct clk_regmap *clk) 
extern const struct clk_ops clk_regmap_mux_ops;

extern const struct clk_ops clk_regmap_mux_ro_ops;



#define MESON_GATE(_name, _reg, _bit)					\

#define __MESON_GATE(_name, _reg, _bit, _ops)				\

struct clk_regmap _name = {						\

	.data = &(struct clk_regmap_gate_data){				\

		.offset = (_reg),					\
@@ -119,11 +119,16 @@ struct clk_regmap _name = { \ 
	},								\

	.hw.init = &(struct clk_init_data) {				\

		.name = #_name,						\

		.ops = &clk_regmap_gate_ops,				\

		.ops = _ops,						\

		.parent_names = (const char *[]){ "clk81" },		\

		.num_parents = 1,					\

		.flags = (CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED),	\

	},								\

}



#define MESON_GATE(_name, _reg, _bit)	\

	__MESON_GATE(_name, _reg, _bit, &clk_regmap_gate_ops)



#define MESON_GATE_RO(_name, _reg, _bit)	\

	__MESON_GATE(_name, _reg, _bit, &clk_regmap_gate_ro_ops)

#endif /* __CLK_REGMAP_H */

drivers/clk/meson/g12a.c

0 → 100644
+2399 −0

File added.

Preview size limit exceeded, changes collapsed.

drivers/clk/meson/g12a.h

0 → 100644
+175 −0
Original line number Diff line number Diff line 
/* SPDX-License-Identifier: (GPL-2.0+ OR MIT) */

/*

 * Copyright (c) 2016 Amlogic, Inc.

 * Author: Michael Turquette <mturquette@baylibre.com>

 *

 * Copyright (c) 2018 Amlogic, inc.

 * Author: Qiufang Dai <qiufang.dai@amlogic.com>

 * Author: Jian Hu <jian.hu@amlogic.com>

 *

 */

#ifndef __G12A_H

#define __G12A_H



/*

 * Clock controller register offsets

 *

 * Register offsets from the data sheet must be multiplied by 4 before

 * adding them to the base address to get the right value.

 */

#define HHI_MIPI_CNTL0			0x000

#define HHI_MIPI_CNTL1			0x004

#define HHI_MIPI_CNTL2			0x008

#define HHI_MIPI_STS			0x00C

#define HHI_GP0_PLL_CNTL0		0x040

#define HHI_GP0_PLL_CNTL1		0x044

#define HHI_GP0_PLL_CNTL2		0x048

#define HHI_GP0_PLL_CNTL3		0x04C

#define HHI_GP0_PLL_CNTL4		0x050

#define HHI_GP0_PLL_CNTL5		0x054

#define HHI_GP0_PLL_CNTL6		0x058

#define HHI_GP0_PLL_STS			0x05C

#define HHI_PCIE_PLL_CNTL0		0x098

#define HHI_PCIE_PLL_CNTL1		0x09C

#define HHI_PCIE_PLL_CNTL2		0x0A0

#define HHI_PCIE_PLL_CNTL3		0x0A4

#define HHI_PCIE_PLL_CNTL4		0x0A8

#define HHI_PCIE_PLL_CNTL5		0x0AC

#define HHI_PCIE_PLL_STS		0x0B8

#define HHI_HIFI_PLL_CNTL0		0x0D8

#define HHI_HIFI_PLL_CNTL1		0x0DC

#define HHI_HIFI_PLL_CNTL2		0x0E0

#define HHI_HIFI_PLL_CNTL3		0x0E4

#define HHI_HIFI_PLL_CNTL4		0x0E8

#define HHI_HIFI_PLL_CNTL5		0x0EC

#define HHI_HIFI_PLL_CNTL6		0x0F0

#define HHI_VIID_CLK_DIV		0x128

#define HHI_VIID_CLK_CNTL		0x12C

#define HHI_GCLK_MPEG0			0x140

#define HHI_GCLK_MPEG1			0x144

#define HHI_GCLK_MPEG2			0x148

#define HHI_GCLK_OTHER			0x150

#define HHI_GCLK_OTHER2			0x154

#define HHI_VID_CLK_DIV			0x164

#define HHI_MPEG_CLK_CNTL		0x174

#define HHI_AUD_CLK_CNTL		0x178

#define HHI_VID_CLK_CNTL		0x17c

#define HHI_TS_CLK_CNTL			0x190

#define HHI_VID_CLK_CNTL2		0x194

#define HHI_SYS_CPU_CLK_CNTL0		0x19c

#define HHI_VID_PLL_CLK_DIV		0x1A0

#define HHI_MALI_CLK_CNTL		0x1b0

#define HHI_VPU_CLKC_CNTL		0x1b4

#define HHI_VPU_CLK_CNTL		0x1bC

#define HHI_HDMI_CLK_CNTL		0x1CC

#define HHI_VDEC_CLK_CNTL		0x1E0

#define HHI_VDEC2_CLK_CNTL		0x1E4

#define HHI_VDEC3_CLK_CNTL		0x1E8

#define HHI_VDEC4_CLK_CNTL		0x1EC

#define HHI_HDCP22_CLK_CNTL		0x1F0

#define HHI_VAPBCLK_CNTL		0x1F4

#define HHI_VPU_CLKB_CNTL		0x20C

#define HHI_GEN_CLK_CNTL		0x228

#define HHI_VDIN_MEAS_CLK_CNTL		0x250

#define HHI_MIPIDSI_PHY_CLK_CNTL	0x254

#define HHI_NAND_CLK_CNTL		0x25C

#define HHI_SD_EMMC_CLK_CNTL		0x264

#define HHI_MPLL_CNTL0			0x278

#define HHI_MPLL_CNTL1			0x27C

#define HHI_MPLL_CNTL2			0x280

#define HHI_MPLL_CNTL3			0x284

#define HHI_MPLL_CNTL4			0x288

#define HHI_MPLL_CNTL5			0x28c

#define HHI_MPLL_CNTL6			0x290

#define HHI_MPLL_CNTL7			0x294

#define HHI_MPLL_CNTL8			0x298

#define HHI_FIX_PLL_CNTL0		0x2A0

#define HHI_FIX_PLL_CNTL1		0x2A4

#define HHI_FIX_PLL_CNTL3		0x2AC

#define HHI_SYS_PLL_CNTL0		0x2f4

#define HHI_SYS_PLL_CNTL1		0x2f8

#define HHI_SYS_PLL_CNTL2		0x2fc

#define HHI_SYS_PLL_CNTL3		0x300

#define HHI_SYS_PLL_CNTL4		0x304

#define HHI_SYS_PLL_CNTL5		0x308

#define HHI_SYS_PLL_CNTL6		0x30c

#define HHI_HDMI_PLL_CNTL0		0x320

#define HHI_HDMI_PLL_CNTL1		0x324

#define HHI_HDMI_PLL_CNTL2		0x328

#define HHI_HDMI_PLL_CNTL3		0x32c

#define HHI_HDMI_PLL_CNTL4		0x330

#define HHI_HDMI_PLL_CNTL5		0x334

#define HHI_HDMI_PLL_CNTL6		0x338

#define HHI_SPICC_CLK_CNTL		0x3dc



/*

 * CLKID index values

 *

 * These indices are entirely contrived and do not map onto the hardware.

 * It has now been decided to expose everything by default in the DT header:

 * include/dt-bindings/clock/g12a-clkc.h. Only the clocks ids we don't want

 * to expose, such as the internal muxes and dividers of composite clocks,

 * will remain defined here.

 */

#define CLKID_MPEG_SEL				8

#define CLKID_MPEG_DIV				9

#define CLKID_SD_EMMC_A_CLK0_SEL		63

#define CLKID_SD_EMMC_A_CLK0_DIV		64

#define CLKID_SD_EMMC_B_CLK0_SEL		65

#define CLKID_SD_EMMC_B_CLK0_DIV		66

#define CLKID_SD_EMMC_C_CLK0_SEL		67

#define CLKID_SD_EMMC_C_CLK0_DIV		68

#define CLKID_MPLL0_DIV				69

#define CLKID_MPLL1_DIV				70

#define CLKID_MPLL2_DIV				71

#define CLKID_MPLL3_DIV				72

#define CLKID_MPLL_PREDIV			73

#define CLKID_FCLK_DIV2_DIV			75

#define CLKID_FCLK_DIV3_DIV			76

#define CLKID_FCLK_DIV4_DIV			77

#define CLKID_FCLK_DIV5_DIV			78

#define CLKID_FCLK_DIV7_DIV			79

#define CLKID_FCLK_DIV2P5_DIV			100

#define CLKID_FIXED_PLL_DCO			101

#define CLKID_SYS_PLL_DCO			102

#define CLKID_GP0_PLL_DCO			103

#define CLKID_HIFI_PLL_DCO			104

#define CLKID_VPU_0_DIV				111

#define CLKID_VPU_1_DIV				114

#define CLKID_VAPB_0_DIV			118

#define CLKID_VAPB_1_DIV			121

#define CLKID_HDMI_PLL_DCO			125

#define CLKID_HDMI_PLL_OD			126

#define CLKID_HDMI_PLL_OD2			127

#define CLKID_VID_PLL_SEL			130

#define CLKID_VID_PLL_DIV			131

#define CLKID_VCLK_SEL				132

#define CLKID_VCLK2_SEL				133

#define CLKID_VCLK_INPUT			134

#define CLKID_VCLK2_INPUT			135

#define CLKID_VCLK_DIV				136

#define CLKID_VCLK2_DIV				137

#define CLKID_VCLK_DIV2_EN			140

#define CLKID_VCLK_DIV4_EN			141

#define CLKID_VCLK_DIV6_EN			142

#define CLKID_VCLK_DIV12_EN			143

#define CLKID_VCLK2_DIV2_EN			144

#define CLKID_VCLK2_DIV4_EN			145

#define CLKID_VCLK2_DIV6_EN			146

#define CLKID_VCLK2_DIV12_EN			147

#define CLKID_CTS_ENCI_SEL			158

#define CLKID_CTS_ENCP_SEL			159

#define CLKID_CTS_VDAC_SEL			160

#define CLKID_HDMI_TX_SEL			161

#define CLKID_HDMI_SEL				166

#define CLKID_HDMI_DIV				167

#define CLKID_MALI_0_DIV			170

#define CLKID_MALI_1_DIV			173

#define CLKID_MPLL_5OM_DIV			176



#define NR_CLKS					178



/* include the CLKIDs that have been made part of the DT binding */

#include <dt-bindings/clock/g12a-clkc.h>



#endif /* __G12A_H */

CRA Git | Maintained and supported by SUSTech CRA and CCSE