Commit 084e1de7 authored by Dmytro Laktyushkin's avatar Dmytro Laktyushkin Committed by Alex Deucher
Browse files

drm/amd/display: fix dml20 min_dst_y_next_start calculation 



Bring this calculation in line with HW programming guide.

Signed-off-by: default avatarDmytro Laktyushkin <Dmytro.Laktyushkin@amd.com>
Reviewed-by: default avatarTony Cheng <Tony.Cheng@amd.com>
Acked-by: default avatarLeo Li <sunpeng.li@amd.com>
Signed-off-by: default avatarAlex Deucher <alexander.deucher@amd.com>
parent 1ba2a483

drivers/gpu/drm/amd/display/dc/dml/dcn20/display_rq_dlg_calc_20.c

+1 −2
Original line number Diff line number Diff line
@@ -929,8 +929,7 @@ static void dml20_rq_dlg_get_dlg_params(struct display_mode_lib *mode_lib, 
	min_dst_y_ttu_vblank = min_ttu_vblank * pclk_freq_in_mhz / (double) htotal;

	dlg_vblank_start = interlaced ? (vblank_start / 2) : vblank_start;



	disp_dlg_regs->min_dst_y_next_start = (unsigned int) (((double) dlg_vblank_start

			+ min_dst_y_ttu_vblank) * dml_pow(2, 2));

	disp_dlg_regs->min_dst_y_next_start = (unsigned int) ((double) dlg_vblank_start * dml_pow(2, 2));

	ASSERT(disp_dlg_regs->min_dst_y_next_start < (unsigned int) dml_pow(2, 18));



	dml_print("DML_DLG: %s: min_dcfclk_mhz                         = %3.2f\n",

CRA Git | Maintained and supported by SUSTech CRA and CCSE