Commit 07b9b3d9 authored by Andrii.Tseglytskyi's avatar Andrii.Tseglytskyi Committed by Tony Lindgren
Browse files

ARM: dts: OMAP5: Add device nodes for ABB 



Add ABB device nodes for OMAP5 family of devices. Data is based on
final production OMAP543x Technical Reference Manual revision Z (April 2013).
Final production Data Manual for OMAP5432 SWPS050F(APRIL 2014).

[nm@ti.com: co-developer and updates to latest documentation]
Signed-off-by: default avatarNishanth Menon <nm@ti.com>
Signed-off-by: default avatarAndrii.Tseglytskyi <andrii.tseglytskyi@ti.com>
Signed-off-by: default avatarTony Lindgren <tony@atomide.com>
parent cb4ab22f

arch/arm/boot/dts/omap5.dtsi

+60 −0
Original line number Diff line number Diff line
@@ -985,6 +985,66 @@ 
				dma-names = "audio_tx";

			};

		};



		abb_mpu: regulator-abb-mpu {

			compatible = "ti,abb-v2";

			regulator-name = "abb_mpu";

			#address-cells = <0>;

			#size-cells = <0>;

			clocks = <&sys_clkin>;

			ti,settling-time = <50>;

			ti,clock-cycles = <16>;



			reg = <0x4ae07cdc 0x8>, <0x4ae06014 0x4>,

			      <0x4a0021c4 0x8>, <0x4ae0c318 0x4>;

			reg-names = "base-address", "int-address",

				    "efuse-address", "ldo-address";

			ti,tranxdone-status-mask = <0x80>;

			/* LDOVBBMPU_MUX_CTRL */

			ti,ldovbb-override-mask = <0x400>;

			/* LDOVBBMPU_VSET_OUT */

			ti,ldovbb-vset-mask = <0x1F>;



			/*

			 * NOTE: only FBB mode used but actual vset will

			 * determine final biasing

			 */

			ti,abb_info = <

			/*uV		ABB	efuse	rbb_m fbb_m	vset_m*/

			1060000		0	0x0	0 0x02000000 0x01F00000

			1250000		0	0x4	0 0x02000000 0x01F00000

			>;

		};



		abb_mm: regulator-abb-mm {

			compatible = "ti,abb-v2";

			regulator-name = "abb_mm";

			#address-cells = <0>;

			#size-cells = <0>;

			clocks = <&sys_clkin>;

			ti,settling-time = <50>;

			ti,clock-cycles = <16>;



			reg = <0x4ae07ce4 0x8>, <0x4ae06010 0x4>,

			      <0x4a0021a4 0x8>, <0x4ae0c314 0x4>;

			reg-names = "base-address", "int-address",

				    "efuse-address", "ldo-address";

			ti,tranxdone-status-mask = <0x80000000>;

			/* LDOVBBMM_MUX_CTRL */

			ti,ldovbb-override-mask = <0x400>;

			/* LDOVBBMM_VSET_OUT */

			ti,ldovbb-vset-mask = <0x1F>;



			/*

			 * NOTE: only FBB mode used but actual vset will

			 * determine final biasing

			 */

			ti,abb_info = <

			/*uV		ABB	efuse	rbb_m fbb_m	vset_m*/

			1025000		0	0x0	0 0x02000000 0x01F00000

			1120000		0	0x4	0 0x02000000 0x01F00000

			>;

		};

	};

};

CRA Git | Maintained and supported by SUSTech CRA and CCSE