Commit 073086fc authored by Lokesh Vutla's avatar Lokesh Vutla Committed by Tero Kristo
Browse files

arm64: dts: ti: k3-j721e: Add interrupt controllers in main domain 



Main domain in J721E has the following interrupt controller instances:
- Main Domain GPIO Interrupt router connected to gpio in main domain.
- Under the Main Domain Navigator Subsystem(NAVSS)
	- Main Navss Interrupt Router connected to main navss inta and mailboxes.
	- Main Navss Interrupt Aggregator connected to main domain UDMASS

Add DT nodes for the interrupt controllers available in main domain.

Signed-off-by: default avatarLokesh Vutla <lokeshvutla@ti.com>
Signed-off-by: default avatarTero Kristo <t-kristo@ti.com>
parent 1463a70d

arch/arm64/boot/dts/ti/k3-j721e-main.dtsi

+23 −0
Original line number Diff line number Diff line
@@ -50,6 +50,17 @@ 
		#iommu-cells = <1>;

	};



	main_gpio_intr: interrupt-controller0 {

		compatible = "ti,sci-intr";

		ti,intr-trigger-type = <1>;

		interrupt-controller;

		interrupt-parent = <&gic500>;

		#interrupt-cells = <2>;

		ti,sci = <&dmsc>;

		ti,sci-dst-id = <14>;

		ti,sci-rm-range-girq = <0x1>;

	};



	cbass_main_navss: interconnect0 {

		compatible = "simple-bus";

		#address-cells = <2>;
@@ -66,6 +77,18 @@ 
			ti,sci-dst-id = <14>;

			ti,sci-rm-range-girq = <0>, <2>;

		};



		main_udmass_inta: interrupt-controller@33d00000 {

			compatible = "ti,sci-inta";

			reg = <0x0 0x33d00000 0x0 0x100000>;

			interrupt-controller;

			interrupt-parent = <&main_navss_intr>;

			msi-controller;

			ti,sci = <&dmsc>;

			ti,sci-dev-id = <209>;

			ti,sci-rm-range-vint = <0xa>;

			ti,sci-rm-range-global-event = <0xd>;

		};

	};



	secure_proxy_main: mailbox@32c00000 {

CRA Git | Maintained and supported by SUSTech CRA and CCSE