Commit 071f7855 authored by Peng Ma's avatar Peng Ma Committed by Shawn Guo
Browse files

arm64: dts: lx2160a: add sata node support 



Add SATA device nodes for fsl-lx2160a and enable support
for QDS and RDB boards.

Signed-off-by: default avatarPeng Ma <peng.ma@nxp.com>
Signed-off-by: default avatarShawn Guo <shawnguo@kernel.org>
parent 3f3d7958

arch/arm64/boot/dts/freescale/fsl-lx2160a-qds.dts

+16 −0
Original line number Diff line number Diff line
@@ -95,6 +95,22 @@ 
	};

};



&sata0 {

	status = "okay";

};



&sata1 {

	status = "okay";

};



&sata2 {

	status = "okay";

};



&sata3 {

	status = "okay";

};



&uart0 {

	status = "okay";

};

arch/arm64/boot/dts/freescale/fsl-lx2160a-rdb.dts

+16 −0
Original line number Diff line number Diff line
@@ -128,6 +128,22 @@ 
	};

};



&sata0 {

	status = "okay";

};



&sata1 {

	status = "okay";

};



&sata2 {

	status = "okay";

};



&sata3 {

	status = "okay";

};



&uart0 {

	status = "okay";

};

arch/arm64/boot/dts/freescale/fsl-lx2160a.dtsi

+44 −0
Original line number Diff line number Diff line
@@ -687,6 +687,50 @@ 
			status = "disabled";

		};



		sata0: sata@3200000 {

			compatible = "fsl,lx2160a-ahci";

			reg = <0x0 0x3200000 0x0 0x10000>,

			      <0x7 0x100520 0x0 0x4>;

			reg-names = "ahci", "sata-ecc";

			interrupts = <GIC_SPI 133 IRQ_TYPE_LEVEL_HIGH>;

			clocks = <&clockgen 4 3>;

			dma-coherent;

			status = "disabled";

		};



		sata1: sata@3210000 {

			compatible = "fsl,lx2160a-ahci";

			reg = <0x0 0x3210000 0x0 0x10000>,

			      <0x7 0x100520 0x0 0x4>;

			reg-names = "ahci", "sata-ecc";

			interrupts = <GIC_SPI 136 IRQ_TYPE_LEVEL_HIGH>;

			clocks = <&clockgen 4 3>;

			dma-coherent;

			status = "disabled";

		};



		sata2: sata@3220000 {

			compatible = "fsl,lx2160a-ahci";

			reg = <0x0 0x3220000 0x0 0x10000>,

			      <0x7 0x100520 0x0 0x4>;

			reg-names = "ahci", "sata-ecc";

			interrupts = <GIC_SPI 97 IRQ_TYPE_LEVEL_HIGH>;

			clocks = <&clockgen 4 3>;

			dma-coherent;

			status = "disabled";

		};



		sata3: sata@3230000 {

			compatible = "fsl,lx2160a-ahci";

			reg = <0x0 0x3230000 0x0 0x10000>,

			      <0x7 0x100520 0x0 0x4>;

			reg-names = "ahci", "sata-ecc";

			interrupts = <GIC_SPI 100 IRQ_TYPE_LEVEL_HIGH>;

			clocks = <&clockgen 4 3>;

			dma-coherent;

			status = "disabled";

		};



		smmu: iommu@5000000 {

			compatible = "arm,mmu-500";

			reg = <0 0x5000000 0 0x800000>;

CRA Git | Maintained and supported by SUSTech CRA and CCSE