Commit 06939536 authored by Moshe Shemesh's avatar Moshe Shemesh Committed by Saeed Mahameed
Browse files

net/mlx5: Add structure layout and defines for MFRL register 



Add needed structure layouts and defines for MFRL (Management Firmware
Reset Level) register. This structure will be used for the firmware
upgrade and reset flow in the downstream patches.

Signed-off-by: default avatarMoshe Shemesh <moshe@mellanox.com>
Reviewed-by: default avatarTariq Toukan <tariqt@mellanox.com>
Signed-off-by: default avatarSaeed Mahameed <saeedm@mellanox.com>
parent 244faedf

include/linux/mlx5/driver.h

+1 −0
Original line number Diff line number Diff line
@@ -130,6 +130,7 @@ enum { 
	MLX5_REG_NODE_DESC	 = 0x6001,

	MLX5_REG_HOST_ENDIANNESS = 0x7004,

	MLX5_REG_MCIA		 = 0x9014,

	MLX5_REG_MFRL		 = 0x9028,

	MLX5_REG_MLCR		 = 0x902b,

	MLX5_REG_MTRC_CAP	 = 0x9040,

	MLX5_REG_MTRC_CONF	 = 0x9041,

include/linux/mlx5/mlx5_ifc.h

+24 −0
Original line number Diff line number Diff line
@@ -9703,6 +9703,29 @@ struct mlx5_ifc_mcda_reg_bits { 
	u8         data[0][0x20];

};



enum {

	MLX5_MFRL_REG_RESET_TYPE_FULL_CHIP = BIT(0),

	MLX5_MFRL_REG_RESET_TYPE_NET_PORT_ALIVE = BIT(1),

};



enum {

	MLX5_MFRL_REG_RESET_LEVEL0 = BIT(0),

	MLX5_MFRL_REG_RESET_LEVEL3 = BIT(3),

	MLX5_MFRL_REG_RESET_LEVEL6 = BIT(6),

};



struct mlx5_ifc_mfrl_reg_bits {

	u8         reserved_at_0[0x20];



	u8         reserved_at_20[0x2];

	u8         pci_sync_for_fw_update_start[0x1];

	u8         pci_sync_for_fw_update_resp[0x2];

	u8         rst_type_sel[0x3];

	u8         reserved_at_28[0x8];

	u8         reset_type[0x8];

	u8         reset_level[0x8];

};



struct mlx5_ifc_mirc_reg_bits {

	u8         reserved_at_0[0x18];

	u8         status_code[0x8];
@@ -9766,6 +9789,7 @@ union mlx5_ifc_ports_control_registers_document_bits { 
	struct mlx5_ifc_mcc_reg_bits mcc_reg;

	struct mlx5_ifc_mcda_reg_bits mcda_reg;

	struct mlx5_ifc_mirc_reg_bits mirc_reg;

	struct mlx5_ifc_mfrl_reg_bits mfrl_reg;

	u8         reserved_at_0[0x60e0];

};

CRA Git | Maintained and supported by SUSTech CRA and CCSE