Commit 05f0addd authored by Thomas Daniel's avatar Thomas Daniel Committed by Mika Kuoppala
Browse files

drm/i915/icl: Enhanced execution list support 



Enhanced Execlists is an upgraded version of execlists which supports
up to 8 ports. The lrcs to be submitted are written to a submit queue
(the ExecLists Submission Queue - ELSQ), which is then loaded on the
HW. When writing to the ELSP register, the lrcs are written cyclically
in the queue from position 0 to position 7. Alternatively, it is
possible to write directly in the individual positions of the queue
using the ELSQC registers. To be able to re-use all the existing code
we're using the latter method and we're currently limiting ourself to
only using 2 elements.

v2: Rebase.
v3: Switch from !IS_GEN11 to GEN < 11 (Daniele Ceraolo Spurio).
v4: Use the elsq registers instead of elsp. (Daniele Ceraolo Spurio)
v5: Reword commit, rename regs to be closer to specs, turn off
    preemption (Daniele), reuse engine->execlists.elsp (Chris)
v6: use has_logical_ring_elsq to differentiate the new paths
v7: add preemption support, rename els to submit_reg (Chris)
v8: save the ctrl register inside the execlists struct, drop CSB
    handling updates (superseded by preempt_complete_status) (Chris)
v9: s/drm_i915_gem_request/i915_request (Mika)
v10: resolved conflict in inject_preempt_context (Mika)

Cc: Chris Wilson <chris@chris-wilson.co.uk>
Cc: Mika Kuoppala <mika.kuoppala@linux.intel.com>
Signed-off-by: default avatarThomas Daniel <thomas.daniel@intel.com>
Signed-off-by: default avatarRodrigo Vivi <rodrigo.vivi@intel.com>
Signed-off-by: default avatarDaniele Ceraolo Spurio <daniele.ceraolospurio@intel.com>
Signed-off-by: default avatarMika Kuoppala <mika.kuoppala@linux.intel.com>
Reviewed-by: default avatarChris Wilson <chris@chris-wilson.co.uk>
Link: https://patchwork.freedesktop.org/patch/msgid/20180302161501.28594-4-mika.kuoppala@linux.intel.com
parent ac52da6a

drivers/gpu/drm/i915/i915_drv.h

+2 −0
Original line number Diff line number Diff line
@@ -2772,6 +2772,8 @@ intel_info(const struct drm_i915_private *dev_priv) 


#define HAS_LOGICAL_RING_CONTEXTS(dev_priv) \

		((dev_priv)->info.has_logical_ring_contexts)

#define HAS_LOGICAL_RING_ELSQ(dev_priv) \

		((dev_priv)->info.has_logical_ring_elsq)

#define HAS_LOGICAL_RING_PREEMPTION(dev_priv) \

		((dev_priv)->info.has_logical_ring_preemption)

drivers/gpu/drm/i915/i915_pci.c

+2 −1
Original line number Diff line number Diff line
@@ -594,7 +594,8 @@ static const struct intel_device_info intel_cannonlake_info = { 
	GEN10_FEATURES, \

	GEN(11), \

	.ddb_size = 2048, \

	.has_csr = 0

	.has_csr = 0, \

	.has_logical_ring_elsq = 1



static const struct intel_device_info intel_icelake_11_info = {

	GEN11_FEATURES,

drivers/gpu/drm/i915/intel_device_info.h

+1 −0
Original line number Diff line number Diff line
@@ -96,6 +96,7 @@ enum intel_platform { 
	func(has_l3_dpf); \

	func(has_llc); \

	func(has_logical_ring_contexts); \

	func(has_logical_ring_elsq); \

	func(has_logical_ring_preemption); \

	func(has_overlay); \

	func(has_pooled_eu); \

drivers/gpu/drm/i915/intel_lrc.c

+44 −14
Original line number Diff line number Diff line
@@ -417,18 +417,30 @@ static u64 execlists_update_context(struct i915_request *rq) 
	return ce->lrc_desc;

}



static inline void elsp_write(u64 desc, u32 __iomem *elsp)

static inline void write_desc(struct intel_engine_execlists *execlists, u64 desc, u32 port)

{

	writel(upper_32_bits(desc), elsp);

	writel(lower_32_bits(desc), elsp);

	if (execlists->ctrl_reg) {

		writel(lower_32_bits(desc), execlists->submit_reg + port * 2);

		writel(upper_32_bits(desc), execlists->submit_reg + port * 2 + 1);

	} else {

		writel(upper_32_bits(desc), execlists->submit_reg);

		writel(lower_32_bits(desc), execlists->submit_reg);

	}

}



static void execlists_submit_ports(struct intel_engine_cs *engine)

{

	struct execlist_port *port = engine->execlists.port;

	struct intel_engine_execlists *execlists = &engine->execlists;

	struct execlist_port *port = execlists->port;

	unsigned int n;



	for (n = execlists_num_ports(&engine->execlists); n--; ) {

	/*

	 * ELSQ note: the submit queue is not cleared after being submitted

	 * to the HW so we need to make sure we always clean it up. This is

	 * currently ensured by the fact that we always write the same number

	 * of elsq entries, keep this in mind before changing the loop below.

	 */

	for (n = execlists_num_ports(execlists); n--; ) {

		struct i915_request *rq;

		unsigned int count;

		u64 desc;
@@ -452,9 +464,14 @@ static void execlists_submit_ports(struct intel_engine_cs *engine) 
			desc = 0;

		}



		elsp_write(desc, engine->execlists.elsp);

		write_desc(execlists, desc, n);

	}

	execlists_clear_active(&engine->execlists, EXECLISTS_ACTIVE_HWACK);



	/* we need to manually load the submit queue */

	if (execlists->ctrl_reg)

		writel(EL_CTRL_LOAD, execlists->ctrl_reg);



	execlists_clear_active(execlists, EXECLISTS_ACTIVE_HWACK);

}



static bool ctx_single_port_submission(const struct i915_gem_context *ctx)
@@ -487,11 +504,12 @@ static void port_assign(struct execlist_port *port, struct i915_request *rq) 


static void inject_preempt_context(struct intel_engine_cs *engine)

{

	struct intel_engine_execlists *execlists = &engine->execlists;

	struct intel_context *ce =

		&engine->i915->preempt_context->engine[engine->id];

	unsigned int n;



	GEM_BUG_ON(engine->execlists.preempt_complete_status !=

	GEM_BUG_ON(execlists->preempt_complete_status !=

		   upper_32_bits(ce->lrc_desc));

	GEM_BUG_ON((ce->lrc_reg_state[CTX_CONTEXT_CONTROL + 1] &

		    _MASKED_BIT_ENABLE(CTX_CTRL_ENGINE_CTX_RESTORE_INHIBIT |
@@ -504,10 +522,15 @@ static void inject_preempt_context(struct intel_engine_cs *engine) 
	 * the state of the GPU is known (idle).

	 */

	GEM_TRACE("%s\n", engine->name);

	for (n = execlists_num_ports(&engine->execlists); --n; )

		elsp_write(0, engine->execlists.elsp);

	for (n = execlists_num_ports(execlists); --n; )

		write_desc(execlists, 0, n);



	write_desc(execlists, ce->lrc_desc, n);



	/* we need to manually load the submit queue */

	if (execlists->ctrl_reg)

		writel(EL_CTRL_LOAD, execlists->ctrl_reg);



	elsp_write(ce->lrc_desc, engine->execlists.elsp);

	execlists_clear_active(&engine->execlists, EXECLISTS_ACTIVE_HWACK);

	execlists_set_active(&engine->execlists, EXECLISTS_ACTIVE_PREEMPT);

}
@@ -2131,8 +2154,15 @@ static int logical_ring_init(struct intel_engine_cs *engine) 
	if (ret)

		goto error;



	engine->execlists.elsp =

		engine->i915->regs + i915_mmio_reg_offset(RING_ELSP(engine));

	if (HAS_LOGICAL_RING_ELSQ(engine->i915)) {

		engine->execlists.submit_reg = engine->i915->regs +

			i915_mmio_reg_offset(RING_EXECLIST_SQ_CONTENTS(engine));

		engine->execlists.ctrl_reg = engine->i915->regs +

			i915_mmio_reg_offset(RING_EXECLIST_CONTROL(engine));

	} else {

		engine->execlists.submit_reg = engine->i915->regs +

			i915_mmio_reg_offset(RING_ELSP(engine));

	}



	engine->execlists.preempt_complete_status = ~0u;

	if (engine->i915->preempt_context)
@@ -2401,7 +2431,7 @@ populate_lr_context(struct i915_gem_context *ctx, 
	if (!engine->default_state)

		regs[CTX_CONTEXT_CONTROL + 1] |=

			_MASKED_BIT_ENABLE(CTX_CTRL_ENGINE_CTX_RESTORE_INHIBIT);

	if (ctx == ctx->i915->preempt_context)

	if (ctx == ctx->i915->preempt_context && INTEL_GEN(engine->i915) < 11)

		regs[CTX_CONTEXT_CONTROL + 1] |=

			_MASKED_BIT_ENABLE(CTX_CTRL_ENGINE_CTX_RESTORE_INHIBIT |

					   CTX_CTRL_ENGINE_CTX_SAVE_INHIBIT);

drivers/gpu/drm/i915/intel_lrc.h

+3 −0
Original line number Diff line number Diff line
@@ -42,6 +42,9 @@ 
#define RING_CONTEXT_STATUS_BUF_LO(engine, i)	_MMIO((engine)->mmio_base + 0x370 + (i) * 8)

#define RING_CONTEXT_STATUS_BUF_HI(engine, i)	_MMIO((engine)->mmio_base + 0x370 + (i) * 8 + 4)

#define RING_CONTEXT_STATUS_PTR(engine)		_MMIO((engine)->mmio_base + 0x3a0)

#define RING_EXECLIST_SQ_CONTENTS(engine)	_MMIO((engine)->mmio_base + 0x510)

#define RING_EXECLIST_CONTROL(engine)		_MMIO((engine)->mmio_base + 0x550)

#define	  EL_CTRL_LOAD				(1 << 0)



/* The docs specify that the write pointer wraps around after 5h, "After status

 * is written out to the last available status QW at offset 5h, this pointer

CRA Git | Maintained and supported by SUSTech CRA and CCSE