Commit 052fa7e8 authored by Charlene Liu's avatar Charlene Liu Committed by Alex Deucher
Browse files

drm/amd/display: reset retimer/redriver below 340Mhz 



[Description]
This is for HDMI 6Ghz mode before we load the driver, because VBIOS
not support HDMI (6Ghz mode)

Reset to redriver/retimer setting for the setting for below 340Mhz.

Signed-off-by: default avatarCharlene Liu <charlene.liu@amd.com>
Reviewed-by: default avatarKrunoslav Kovac <Krunoslav.Kovac@amd.com>
Acked-by: default avatarBhawanpreet Lakha <Bhawanpreet.Lakha@amd.com>
Signed-off-by: default avatarAlex Deucher <alexander.deucher@amd.com>
parent 40df2f80

drivers/gpu/drm/amd/display/dc/core/dc_link.c

+24 −4
Original line number Diff line number Diff line
@@ -2713,17 +2713,37 @@ void core_link_disable_stream(struct pipe_ctx *pipe_ctx, int option) 
{

	struct dc  *core_dc = pipe_ctx->stream->ctx->dc;

	struct dc_stream_state *stream = pipe_ctx->stream;

	struct dc_link *link = stream->sink->link;



	core_dc->hwss.blank_stream(pipe_ctx);



	if (pipe_ctx->stream->signal == SIGNAL_TYPE_DISPLAY_PORT_MST)

		deallocate_mst_payload(pipe_ctx);



	if (dc_is_hdmi_signal(pipe_ctx->stream->signal))

		dal_ddc_service_write_scdc_data(

			stream->link->ddc, 0,

			stream->timing.flags.LTE_340MCSC_SCRAMBLE);

	if (dc_is_hdmi_signal(pipe_ctx->stream->signal)) {

		struct ext_hdmi_settings settings = {0};

		enum engine_id eng_id = pipe_ctx->stream_res.stream_enc->id;



		unsigned short masked_chip_caps = link->chip_caps &

				EXT_DISPLAY_PATH_CAPS__EXT_CHIP_MASK;

		//Need to inform that sink is going to use legacy HDMI mode.

		dal_ddc_service_write_scdc_data(

			link->ddc,

			165000,//vbios only handles 165Mhz.

			false);

		if (masked_chip_caps == EXT_DISPLAY_PATH_CAPS__HDMI20_TISN65DP159RSBT) {

			/* DP159, Retimer settings */

			if (get_ext_hdmi_settings(pipe_ctx, eng_id, &settings))

				write_i2c_retimer_setting(pipe_ctx,

						false, false, &settings);

			else

				write_i2c_default_retimer_setting(pipe_ctx,

						false, false);

		} else if (masked_chip_caps == EXT_DISPLAY_PATH_CAPS__HDMI20_PI3EQX1204) {

			/* PI3EQX1204, Redriver settings */

			write_i2c_redriver_setting(pipe_ctx, false);

		}

	}

	core_dc->hwss.disable_stream(pipe_ctx, option);



	disable_link(pipe_ctx->stream->link, pipe_ctx->stream->signal);

CRA Git | Maintained and supported by SUSTech CRA and CCSE