Commit 052f6026 authored by Olof Johansson's avatar Olof Johansson
Browse files

Merge tag 'renesas-arm64-dt2-for-v4.16' of... 

Merge tag 'renesas-arm64-dt2-for-v4.16' of https://git.kernel.org/pub/scm/linux/kernel/git/horms/renesas into next/dt

Second Round of Renesas ARM64 Based SoC DT Updates for v4.16

* Add usb3_phy node to r8a7795 (R-Car H3) and r8a7796 (R-Car M3-W) SoCs, and
  enable usb3_peri0 on salvator boards

* Allow DTBs of boards of r8a7795 (R-Car H3) and r8a7796 SoCs to build
  without any warnings when compiled with W=1 using gcc-linaro-5.4.1-2017.05
  - Move nodes which have no reg property out of bus, they don't belong there
  - Add reg properties to dummy pciec[01] nodes
  - Also sort sub-nodes of root node to allow for easier maintenance

* Add Add EthernetAVB PHY reset to r8a7795 (R-Car H3) and r8a7796 SoCs boards.

  Geert Uytterhoeven says "... add properties to describe the EthernetAVB
  PHY reset topology to the common Salvator-X/XS and ULCB DTS files, which
  solves two issues:
    1. On Salvator-XS, the enable pin of the regulator providing PHY power
       is connected to PRESETn, and PSCI powers down the SoC during system
       suspend.  Hence a PHY reset is needed to restore network
       functionality after system resume.
    2. Linux should not rely on the boot loader having reset the PHY, but
       should reset the PHY during driver probe."

* tag 'renesas-arm64-dt2-for-v4.16' of https://git.kernel.org/pub/scm/linux/kernel/git/horms/renesas

:
  arm64: dts: renesas: salvator-common: enable usb3_peri0
  arm64: dts: renesas: salvator-common: enable usb3_phy0 node
  arm64: dts: renesas: r8a7796: add usb3_phy node
  arm64: dts: renesas: r8a7795: add usb3_phy node
  arm64: dts: renesas: r8a7796: add reg properties to pciec[01] nodes
  arm64: dts: renesas: r8a7796: move nodes which have no reg property out of bus
  arm64: dts: renesas: r8a7796: sort subnodes of root node alphabetically
  arm64: dts: renesas: r8a7795: sort subnodes of root node alphabetically
  arm64: dts: renesas: ulcb: Add EthernetAVB PHY reset
  arm64: dts: renesas: salvator-common: Add EthernetAVB PHY reset
  arm64: dts: renesas: r8a7795: Move nodes which have no reg property out of bus

Signed-off-by: default avatarOlof Johansson <olof@lixom.net>
parents 09fa4ba5 68b2c029

arch/arm64/boot/dts/renesas/r8a7795.dtsi

+102 −72
Original line number Diff line number Diff line
@@ -30,11 +30,6 @@ 
		i2c7 = &i2c_dvfs;

	};



	psci {

		compatible = "arm,psci-1.0", "arm,psci-0.2";

		method = "smc";

	};



	cpus {

		#address-cells = <1>;

		#size-cells = <0>;
@@ -184,6 +179,35 @@ 
		clock-frequency = <0>;

	};



	pmu_a57 {

		compatible = "arm,cortex-a57-pmu";

		interrupts-extended = <&gic GIC_SPI 72 IRQ_TYPE_LEVEL_HIGH>,

		                      <&gic GIC_SPI 73 IRQ_TYPE_LEVEL_HIGH>,

				      <&gic GIC_SPI 74 IRQ_TYPE_LEVEL_HIGH>,

				      <&gic GIC_SPI 75 IRQ_TYPE_LEVEL_HIGH>;

		interrupt-affinity = <&a57_0>,

				     <&a57_1>,

				     <&a57_2>,

				     <&a57_3>;

	};



	pmu_a53 {

		compatible = "arm,cortex-a53-pmu";

		interrupts-extended = <&gic GIC_SPI 84 IRQ_TYPE_LEVEL_HIGH>,

				      <&gic GIC_SPI 85 IRQ_TYPE_LEVEL_HIGH>,

				      <&gic GIC_SPI 86 IRQ_TYPE_LEVEL_HIGH>,

				      <&gic GIC_SPI 87 IRQ_TYPE_LEVEL_HIGH>;

		interrupt-affinity = <&a53_0>,

				     <&a53_1>,

				     <&a53_2>,

				     <&a53_3>;

	};



	psci {

		compatible = "arm,psci-1.0", "arm,psci-0.2";

		method = "smc";

	};



	soc: soc {

		compatible = "simple-bus";

		interrupt-parent = <&gic>;
@@ -338,42 +362,6 @@ 
			resets = <&cpg 905>;

		};



		pmu_a57 {

			compatible = "arm,cortex-a57-pmu";

			interrupts = <GIC_SPI 72 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 73 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 74 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 75 IRQ_TYPE_LEVEL_HIGH>;

			interrupt-affinity = <&a57_0>,

					     <&a57_1>,

					     <&a57_2>,

					     <&a57_3>;

		};



		pmu_a53 {

			compatible = "arm,cortex-a53-pmu";

			interrupts = <GIC_SPI 84 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 85 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 86 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 87 IRQ_TYPE_LEVEL_HIGH>;

			interrupt-affinity = <&a53_0>,

					     <&a53_1>,

					     <&a53_2>,

					     <&a53_3>;

		};



		timer {

			compatible = "arm,armv8-timer";

			interrupts = <GIC_PPI 13

					(GIC_CPU_MASK_SIMPLE(8) | IRQ_TYPE_LEVEL_LOW)>,

				     <GIC_PPI 14

					(GIC_CPU_MASK_SIMPLE(8) | IRQ_TYPE_LEVEL_LOW)>,

				     <GIC_PPI 11

					(GIC_CPU_MASK_SIMPLE(8) | IRQ_TYPE_LEVEL_LOW)>,

				     <GIC_PPI 10

					(GIC_CPU_MASK_SIMPLE(8) | IRQ_TYPE_LEVEL_LOW)>;

		};



		cpg: clock-controller@e6150000 {

			compatible = "renesas,r8a7795-cpg-mssr";

			reg = <0 0xe6150000 0 0x1000>;
@@ -1643,6 +1631,19 @@ 
			iommus = <&ipmmu_hc 2>;

		};



		usb3_phy0: usb-phy@e65ee000 {

			compatible = "renesas,r8a7795-usb3-phy",

				     "renesas,rcar-gen3-usb3-phy";

			reg = <0 0xe65ee000 0 0x90>;

			clocks = <&cpg CPG_MOD 328>, <&usb3s0_clk>,

				 <&usb_extal_clk>;

			clock-names = "usb3-if", "usb3s_clk", "usb_extal";

			power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;

			resets = <&cpg 328>;

			#phy-cells = <0>;

			status = "disabled";

		};



		xhci0: usb@ee000000 {

			compatible = "renesas,xhci-r8a7795", "renesas,rcar-gen3-xhci";

			reg = <0 0xee000000 0 0xc00>;
@@ -2331,6 +2332,23 @@ 
			#thermal-sensor-cells = <1>;

			status = "okay";

		};

	};



	timer {

		compatible = "arm,armv8-timer";

		interrupts-extended = <&gic GIC_PPI 13

				       (GIC_CPU_MASK_SIMPLE(8) |

				       IRQ_TYPE_LEVEL_LOW)>,

				      <&gic GIC_PPI 14

				       (GIC_CPU_MASK_SIMPLE(8) |

				       IRQ_TYPE_LEVEL_LOW)>,

				      <&gic GIC_PPI 11

				       (GIC_CPU_MASK_SIMPLE(8) |

				       IRQ_TYPE_LEVEL_LOW)>,

				      <&gic GIC_PPI 10

				       (GIC_CPU_MASK_SIMPLE(8) |

				       IRQ_TYPE_LEVEL_LOW)>;

	};



	thermal-zones {

		sensor_thermal1: sensor-thermal1 {
@@ -2375,5 +2393,17 @@ 
			};

		};

	};



	/* External USB clocks - can be overridden by the board */

	usb3s0_clk: usb3s0 {

		compatible = "fixed-clock";

		#clock-cells = <0>;

		clock-frequency = <0>;

	};



	usb_extal_clk: usb_extal {

		compatible = "fixed-clock";

		#clock-cells = <0>;

		clock-frequency = <0>;

	};

};

arch/arm64/boot/dts/renesas/r8a7796.dtsi

+125 −105
Original line number Diff line number Diff line
@@ -30,9 +30,34 @@ 
		i2c7 = &i2c_dvfs;

	};



	psci {

		compatible = "arm,psci-1.0", "arm,psci-0.2";

		method = "smc";

	/*

	 * The external audio clocks are configured as 0 Hz fixed frequency

	 * clocks by default.

	 * Boards that provide audio clocks should override them.

	 */

	audio_clk_a: audio_clk_a {

		compatible = "fixed-clock";

		#clock-cells = <0>;

		clock-frequency = <0>;

	};



	audio_clk_b: audio_clk_b {

		compatible = "fixed-clock";

		#clock-cells = <0>;

		clock-frequency = <0>;

	};



	audio_clk_c: audio_clk_c {

		compatible = "fixed-clock";

		#clock-cells = <0>;

		clock-frequency = <0>;

	};



	/* External CAN clock - to be overridden by boards that provide it */

	can_clk: can {

		compatible = "fixed-clock";

		#clock-cells = <0>;

		clock-frequency = <0>;

	};



	cpus {
@@ -122,34 +147,32 @@ 
		clock-frequency = <0>;

	};



	/*

	 * The external audio clocks are configured as 0 Hz fixed frequency

	 * clocks by default.

	 * Boards that provide audio clocks should override them.

	 */

	audio_clk_a: audio_clk_a {

	/* External PCIe clock - can be overridden by the board */

	pcie_bus_clk: pcie_bus {

		compatible = "fixed-clock";

		#clock-cells = <0>;

		clock-frequency = <0>;

	};



	audio_clk_b: audio_clk_b {

		compatible = "fixed-clock";

		#clock-cells = <0>;

		clock-frequency = <0>;

	pmu_a57 {

		compatible = "arm,cortex-a57-pmu";

		interrupts-extended = <&gic GIC_SPI 72 IRQ_TYPE_LEVEL_HIGH>,

				      <&gic GIC_SPI 73 IRQ_TYPE_LEVEL_HIGH>;

		interrupt-affinity = <&a57_0>, <&a57_1>;

	};



	audio_clk_c: audio_clk_c {

		compatible = "fixed-clock";

		#clock-cells = <0>;

		clock-frequency = <0>;

	pmu_a53 {

		compatible = "arm,cortex-a53-pmu";

		interrupts-extended = <&gic GIC_SPI 84 IRQ_TYPE_LEVEL_HIGH>,

				      <&gic GIC_SPI 85 IRQ_TYPE_LEVEL_HIGH>,

				      <&gic GIC_SPI 86 IRQ_TYPE_LEVEL_HIGH>,

				      <&gic GIC_SPI 87 IRQ_TYPE_LEVEL_HIGH>;

		interrupt-affinity = <&a53_0>, <&a53_1>, <&a53_2>, <&a53_3>;

	};



	/* External CAN clock - to be overridden by boards that provide it */

	can_clk: can {

		compatible = "fixed-clock";

		#clock-cells = <0>;

		clock-frequency = <0>;

	psci {

		compatible = "arm,psci-1.0", "arm,psci-0.2";

		method = "smc";

	};



	/* External SCIF clock - to be overridden by boards that provide it */
@@ -159,13 +182,6 @@ 
		clock-frequency = <0>;

	};



	/* External PCIe clock - can be overridden by the board */

	pcie_bus_clk: pcie_bus {

		compatible = "fixed-clock";

		#clock-cells = <0>;

		clock-frequency = <0>;

	};



	soc {

		compatible = "simple-bus";

		interrupt-parent = <&gic>;
@@ -190,18 +206,6 @@ 
			resets = <&cpg 408>;

		};



		timer {

			compatible = "arm,armv8-timer";

			interrupts = <GIC_PPI 13

					(GIC_CPU_MASK_SIMPLE(6) | IRQ_TYPE_LEVEL_LOW)>,

				     <GIC_PPI 14

					(GIC_CPU_MASK_SIMPLE(6) | IRQ_TYPE_LEVEL_LOW)>,

				     <GIC_PPI 11

					(GIC_CPU_MASK_SIMPLE(6) | IRQ_TYPE_LEVEL_LOW)>,

				     <GIC_PPI 10

					(GIC_CPU_MASK_SIMPLE(6) | IRQ_TYPE_LEVEL_LOW)>;

		};



		wdt0: watchdog@e6020000 {

			compatible = "renesas,r8a7796-wdt",

				     "renesas,rcar-gen3-wdt";
@@ -337,26 +341,6 @@ 
			reg = <0 0xe6060000 0 0x50c>;

		};



		pmu_a57 {

			compatible = "arm,cortex-a57-pmu";

			interrupts = <GIC_SPI 72 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 73 IRQ_TYPE_LEVEL_HIGH>;

			interrupt-affinity = <&a57_0>,

					     <&a57_1>;

		};



		pmu_a53 {

			compatible = "arm,cortex-a53-pmu";

			interrupts = <GIC_SPI 84 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 85 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 86 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 87 IRQ_TYPE_LEVEL_HIGH>;

			interrupt-affinity = <&a53_0>,

					     <&a53_1>,

					     <&a53_2>,

					     <&a53_3>;

		};



		ipmmu_vi0: mmu@febd0000 {

			compatible = "renesas,ipmmu-r8a7796";

			reg = <0 0xfebd0000 0 0x1000>;
@@ -1419,6 +1403,19 @@ 
			status = "disabled";

		};



		usb3_phy0: usb-phy@e65ee000 {

			compatible = "renesas,r8a7796-usb3-phy",

				     "renesas,rcar-gen3-usb3-phy";

			reg = <0 0xe65ee000 0 0x90>;

			clocks = <&cpg CPG_MOD 328>, <&usb3s0_clk>,

				 <&usb_extal_clk>;

			clock-names = "usb3-if", "usb3s_clk", "usb_extal";

			power-domains = <&sysc R8A7796_PD_ALWAYS_ON>;

			resets = <&cpg 328>;

			#phy-cells = <0>;

			status = "disabled";

		};



		xhci0: usb@ee000000 {

			compatible = "renesas,xhci-r8a7796",

				     "renesas,rcar-gen3-xhci";
@@ -1577,50 +1574,6 @@ 
			status = "okay";

		};



		thermal-zones {

			sensor_thermal1: sensor-thermal1 {

				polling-delay-passive = <250>;

				polling-delay = <1000>;

				thermal-sensors = <&tsc 0>;



				trips {

					sensor1_crit: sensor1-crit {

						temperature = <120000>;

						hysteresis = <2000>;

						type = "critical";

					};

				};

			};



			sensor_thermal2: sensor-thermal2 {

				polling-delay-passive = <250>;

				polling-delay = <1000>;

				thermal-sensors = <&tsc 1>;



				trips {

					sensor2_crit: sensor2-crit {

						temperature = <120000>;

						hysteresis = <2000>;

						type = "critical";

					};

				};

			};



			sensor_thermal3: sensor-thermal3 {

				polling-delay-passive = <250>;

				polling-delay = <1000>;

				thermal-sensors = <&tsc 2>;



				trips {

					sensor3_crit: sensor3-crit {

						temperature = <120000>;

						hysteresis = <2000>;

						type = "critical";

					};

				};

			};

		};



		rcar_sound: sound@ec500000 {

			/*

			 * #sound-dai-cells is required
@@ -1818,10 +1771,12 @@ 
		};



		pciec0: pcie@fe000000 {

			reg = <0 0xfe000000 0 0x80000>;

			/* placeholder */

		};



		pciec1: pcie@ee800000 {

			reg = <0 0xee800000 0 0x80000>;

			/* placeholder */

		};
@@ -2027,4 +1982,69 @@ 
			resets = <&cpg 822>;

		};

	};



	timer {

		compatible = "arm,armv8-timer";

		interrupts-extended = <&gic GIC_PPI 13 (GIC_CPU_MASK_SIMPLE(6) | IRQ_TYPE_LEVEL_LOW)>,

				      <&gic GIC_PPI 14 (GIC_CPU_MASK_SIMPLE(6) | IRQ_TYPE_LEVEL_LOW)>,

				      <&gic GIC_PPI 11 (GIC_CPU_MASK_SIMPLE(6) | IRQ_TYPE_LEVEL_LOW)>,

				      <&gic GIC_PPI 10 (GIC_CPU_MASK_SIMPLE(6) | IRQ_TYPE_LEVEL_LOW)>;

	};



	thermal-zones {

		sensor_thermal1: sensor-thermal1 {

			polling-delay-passive = <250>;

			polling-delay = <1000>;

			thermal-sensors = <&tsc 0>;



			trips {

				sensor1_crit: sensor1-crit {

					temperature = <120000>;

					hysteresis = <2000>;

					type = "critical";

				};

			};

		};



		sensor_thermal2: sensor-thermal2 {

			polling-delay-passive = <250>;

			polling-delay = <1000>;

			thermal-sensors = <&tsc 1>;



			trips {

				sensor2_crit: sensor2-crit {

					temperature = <120000>;

					hysteresis = <2000>;

					type = "critical";

				};

			};

		};



		sensor_thermal3: sensor-thermal3 {

			polling-delay-passive = <250>;

			polling-delay = <1000>;

			thermal-sensors = <&tsc 2>;



			trips {

				sensor3_crit: sensor3-crit {

					temperature = <120000>;

					hysteresis = <2000>;

					type = "critical";

				};

			};

		};

	};



	/* External USB clocks - can be overridden by the board */

	usb3s0_clk: usb3s0 {

		compatible = "fixed-clock";

		#clock-cells = <0>;

		clock-frequency = <0>;

	};



	usb_extal_clk: usb_extal {

		compatible = "fixed-clock";

		#clock-cells = <0>;

		clock-frequency = <0>;

	};

};

arch/arm64/boot/dts/renesas/salvator-common.dtsi

+20 −0
Original line number Diff line number Diff line
@@ -264,6 +264,7 @@ 
		reg = <0>;

		interrupt-parent = <&gpio2>;

		interrupts = <11 IRQ_TYPE_LEVEL_LOW>;

		reset-gpios = <&gpio2 10 GPIO_ACTIVE_LOW>;

	};

};
@@ -647,6 +648,10 @@ 
	shared-pin;

};



&usb_extal_clk {

	clock-frequency = <50000000>;

};



&usb2_phy0 {

	pinctrl-0 = <&usb0_pins>;

	pinctrl-names = "default";
@@ -662,6 +667,21 @@ 
	status = "okay";

};



&usb3_peri0 {

	phys = <&usb3_phy0>;

	phy-names = "usb";



	status = "okay";

};



&usb3_phy0 {

	status = "okay";

};



&usb3s0_clk {

	clock-frequency = <100000000>;

};



&wdt0 {

	timeout-sec = <60>;

	status = "okay";

arch/arm64/boot/dts/renesas/ulcb.dtsi

+1 −0
Original line number Diff line number Diff line
@@ -154,6 +154,7 @@ 
		reg = <0>;

		interrupt-parent = <&gpio2>;

		interrupts = <11 IRQ_TYPE_LEVEL_LOW>;

		reset-gpios = <&gpio2 10 GPIO_ACTIVE_LOW>;

	};

};

CRA Git | Maintained and supported by SUSTech CRA and CCSE