Commit 03f3e40c authored by Charlene Liu's avatar Charlene Liu Committed by Alex Deucher
Browse files

drm/amd/display: Do not fill Null packet in the blank period 



[Description]
Do not fill Null packet in the blank period for new packet gen
This is based on HW IP team recommended default setting change.

Signed-off-by: default avatarCharlene Liu <charlene.liu@amd.com>
Reviewed-by: default avatarDmytro Laktyushkin <Dmytro.Laktyushkin@amd.com>
Acked-by: default avatarLeo Li <sunpeng.li@amd.com>
Signed-off-by: default avatarAlex Deucher <alexander.deucher@amd.com>
parent 5a42dc2b

drivers/gpu/drm/amd/display/dc/dcn10/dcn10_stream_encoder.c

+2 −1
Original line number Diff line number Diff line
@@ -512,11 +512,12 @@ void enc1_stream_encoder_hdmi_set_stream_attribute( 
	enc1_stream_encoder_set_stream_attribute_helper(enc1, crtc_timing);



	/* setup HDMI engine */

	REG_UPDATE_5(HDMI_CONTROL,

	REG_UPDATE_6(HDMI_CONTROL,

		HDMI_PACKET_GEN_VERSION, 1,

		HDMI_KEEPOUT_MODE, 1,

		HDMI_DEEP_COLOR_ENABLE, 0,

		HDMI_DATA_SCRAMBLE_EN, 0,

		HDMI_NO_EXTRA_NULL_PACKET_FILLED, 1,

		HDMI_CLOCK_CHANNEL_RATE, 0);

drivers/gpu/drm/amd/display/dc/dcn10/dcn10_stream_encoder.h

+2 −0
Original line number Diff line number Diff line
@@ -189,6 +189,7 @@ struct dcn10_stream_enc_registers { 
	SE_SF(DIG0_HDMI_CONTROL, HDMI_DEEP_COLOR_ENABLE, mask_sh),\

	SE_SF(DIG0_HDMI_CONTROL, HDMI_DEEP_COLOR_DEPTH, mask_sh),\

	SE_SF(DIG0_HDMI_CONTROL, HDMI_DATA_SCRAMBLE_EN, mask_sh),\

	SE_SF(DIG0_HDMI_CONTROL, HDMI_NO_EXTRA_NULL_PACKET_FILLED, mask_sh),\

	SE_SF(DIG0_HDMI_VBI_PACKET_CONTROL, HDMI_GC_CONT, mask_sh),\

	SE_SF(DIG0_HDMI_VBI_PACKET_CONTROL, HDMI_GC_SEND, mask_sh),\

	SE_SF(DIG0_HDMI_VBI_PACKET_CONTROL, HDMI_NULL_SEND, mask_sh),\
@@ -374,6 +375,7 @@ struct dcn10_stream_enc_registers { 
	type HDMI_GC_SEND;\

	type HDMI_NULL_SEND;\

	type HDMI_DATA_SCRAMBLE_EN;\

	type HDMI_NO_EXTRA_NULL_PACKET_FILLED;\

	type HDMI_AUDIO_INFO_SEND;\

	type AFMT_AUDIO_INFO_UPDATE;\

	type HDMI_AUDIO_INFO_LINE;\

CRA Git | Maintained and supported by SUSTech CRA and CCSE