Commit 02edff59 authored by Roy Zang's avatar Roy Zang Committed by Kumar Gala
Browse files

[POWERPC] Add 8548 CDS PCI express controller node and PCI-X device node 



Add 8548 CDS PCI express controller node and PCI-X device node. The current
dts file is suitable for 8548 Rev 2.0 board with Arcadia 3.1.

This kind of board combination is the most popular.

Used the following compatible properties:
	PCI	"fsl,mpc8540-pci"
	PCI-X:	"fsl,mpc8540-pcix"
	PCIe:	"fsl,mpc8548-pcie"

Signed-off-by: default avatarRoy Zang <tie-fei.zang@freescale.com>
Signed-off-by: default avatarKumar Gala <galak@kernel.crashing.org>
parent 957ecffc

arch/powerpc/boot/dts/mpc8548cds.dts

+105 −51
Original line number Diff line number Diff line 
/*

 * MPC8555 CDS Device Tree Source

 * MPC8548 CDS Device Tree Source

 *

 * Copyright 2006 Freescale Semiconductor Inc.

 *
@@ -186,67 +186,96 @@ 
		pci1: pci@8000 {

			interrupt-map-mask = <1f800 0 0 7>;

			interrupt-map = <

				/* IDSEL 0x4 (PCIX Slot 2) */

				02000 0 0 1 &mpic 0 1

				02000 0 0 2 &mpic 1 1

				02000 0 0 3 &mpic 2 1

				02000 0 0 4 &mpic 3 1



				/* IDSEL 0x5 (PCIX Slot 3) */

				02800 0 0 1 &mpic 1 1

				02800 0 0 2 &mpic 2 1

				02800 0 0 3 &mpic 3 1

				02800 0 0 4 &mpic 0 1



				/* IDSEL 0x6 (PCIX Slot 4) */

				03000 0 0 1 &mpic 2 1

				03000 0 0 2 &mpic 3 1

				03000 0 0 3 &mpic 0 1

				03000 0 0 4 &mpic 1 1



				/* IDSEL 0x8 (PCIX Slot 5) */

				04000 0 0 1 &mpic 0 1

				04000 0 0 2 &mpic 1 1

				04000 0 0 3 &mpic 2 1

				04000 0 0 4 &mpic 3 1



				/* IDSEL 0xC (Tsi310 bridge) */

				06000 0 0 1 &mpic 0 1

				06000 0 0 2 &mpic 1 1

				06000 0 0 3 &mpic 2 1

				06000 0 0 4 &mpic 3 1



				/* IDSEL 0x14 (Slot 2) */

				0a000 0 0 1 &mpic 0 1

				0a000 0 0 2 &mpic 1 1

				0a000 0 0 3 &mpic 2 1

				0a000 0 0 4 &mpic 3 1



				/* IDSEL 0x15 (Slot 3) */

				0a800 0 0 1 &mpic 1 1

				0a800 0 0 2 &mpic 2 1

				0a800 0 0 3 &mpic 3 1

				0a800 0 0 4 &mpic 0 1



				/* IDSEL 0x16 (Slot 4) */

				0b000 0 0 1 &mpic 2 1

				0b000 0 0 2 &mpic 3 1

				0b000 0 0 3 &mpic 0 1

				0b000 0 0 4 &mpic 1 1



				/* IDSEL 0x18 (Slot 5) */

				0c000 0 0 1 &mpic 0 1

				0c000 0 0 2 &mpic 1 1

				0c000 0 0 3 &mpic 2 1

				0c000 0 0 4 &mpic 3 1



				/* IDSEL 0x1C (Tsi310 bridge PCI primary) */

				0E000 0 0 1 &mpic 0 1

				0E000 0 0 2 &mpic 1 1

				0E000 0 0 3 &mpic 2 1

				0E000 0 0 4 &mpic 3 1



				/* bus 1 , idsel 0x2 Tsi310 bridge secondary */

				11000 0 0 1 &mpic 2 1

				11000 0 0 2 &mpic 3 1

				11000 0 0 3 &mpic 0 1

				11000 0 0 4 &mpic 1 1



				/* VIA chip */

				12000 0 0 1 &mpic 0 1

				12000 0 0 2 &mpic 1 1

				12000 0 0 3 &mpic 2 1

				12000 0 0 4 &mpic 3 1>;



				/* IDSEL 0x10 */

				08000 0 0 1 &mpic 0 1

				08000 0 0 2 &mpic 1 1

				08000 0 0 3 &mpic 2 1

				08000 0 0 4 &mpic 3 1



				/* IDSEL 0x11 */

				08800 0 0 1 &mpic 0 1

				08800 0 0 2 &mpic 1 1

				08800 0 0 3 &mpic 2 1

				08800 0 0 4 &mpic 3 1



				/* IDSEL 0x12 (Slot 1) */

				09000 0 0 1 &mpic 0 1

				09000 0 0 2 &mpic 1 1

				09000 0 0 3 &mpic 2 1

				09000 0 0 4 &mpic 3 1



				/* IDSEL 0x13 (Slot 2) */

				09800 0 0 1 &mpic 1 1

				09800 0 0 2 &mpic 2 1

				09800 0 0 3 &mpic 3 1

				09800 0 0 4 &mpic 0 1



				/* IDSEL 0x14 (Slot 3) */

				0a000 0 0 1 &mpic 2 1

				0a000 0 0 2 &mpic 3 1

				0a000 0 0 3 &mpic 0 1

				0a000 0 0 4 &mpic 1 1



				/* IDSEL 0x15 (Slot 4) */

				0a800 0 0 1 &mpic 3 1

				0a800 0 0 2 &mpic 0 1

				0a800 0 0 3 &mpic 1 1

				0a800 0 0 4 &mpic 2 1



				/* Bus 1 (Tundra Bridge) */

				/* IDSEL 0x12 (ISA bridge) */

				19000 0 0 1 &mpic 0 1

				19000 0 0 2 &mpic 1 1

				19000 0 0 3 &mpic 2 1

				19000 0 0 4 &mpic 3 1>;

			interrupt-parent = <&mpic>;

			interrupts = <18 2>;

			bus-range = <0 0>;

			ranges = <02000000 0 80000000 80000000 0 20000000

				  01000000 0 00000000 e2000000 0 00100000>;

			ranges = <02000000 0 80000000 80000000 0 10000000

				  01000000 0 00000000 e2000000 0 00800000>;

			clock-frequency = <3f940aa>;

			#interrupt-cells = <1>;

			#size-cells = <2>;

			#address-cells = <3>;

			reg = <8000 1000>;

			compatible = "85xx";

			compatible = "fsl,mpc8540-pcix", "fsl,mpc8540-pci";

			device_type = "pci";



			i8259@19000 {

			i8259@4 {

				clock-frequency = <0>;

				interrupt-controller;

				device_type = "interrupt-controller";

				reg = <19000 0 0 0 1>;

				reg = <12000 0 0 0 1>;

				#address-cells = <0>;

				#interrupt-cells = <2>;

				built-in;
@@ -266,17 +295,42 @@ 
				a800 0 0 2 &mpic b 1

				a800 0 0 3 &mpic b 1

				a800 0 0 4 &mpic b 1>;



			interrupt-parent = <&mpic>;

			interrupts = <19 2>;

			bus-range = <0 0>;

			ranges = <02000000 0 a0000000 a0000000 0 20000000

				  01000000 0 00000000 e3000000 0 00100000>;

			ranges = <02000000 0 90000000 90000000 0 10000000

				  01000000 0 00000000 e2800000 0 00800000>;

			clock-frequency = <3f940aa>;

			#interrupt-cells = <1>;

			#size-cells = <2>;

			#address-cells = <3>;

			reg = <9000 1000>;

			compatible = "85xx";

			compatible = "fsl,mpc8540-pci";

			device_type = "pci";

		};

		/* PCI Express */

		pcie@a000 {

			interrupt-map-mask = <f800 0 0 7>;

			interrupt-map = <



				/* IDSEL 0x0 (PEX) */

				00000 0 0 1 &mpic 0 1

				00000 0 0 2 &mpic 1 1

				00000 0 0 3 &mpic 2 1

				00000 0 0 4 &mpic 3 1>;



			interrupt-parent = <&mpic>;

			interrupts = <1a 2>;

			bus-range = <0 ff>;

			ranges = <02000000 0 a0000000 a0000000 0 20000000

				  01000000 0 00000000 e3000000 0 08000000>;

			clock-frequency = <1fca055>;

			#interrupt-cells = <1>;

			#size-cells = <2>;

			#address-cells = <3>;

			reg = <a000 1000>;

			compatible = "fsl,mpc8548-pcie";

			device_type = "pci";

		};

CRA Git | Maintained and supported by SUSTech CRA and CCSE