Commit 0252c942 authored by Eric Bernstein's avatar Eric Bernstein Committed by Alex Deucher
Browse files

drm/amd/display: Add Azalia registers to HW sequencer 



Signed-off-by: default avatarEric Bernstein <eric.bernstein@amd.com>
Reviewed-by: default avatarCharlene Liu <Charlene.Liu@amd.com>
Acked-by: default avatarHarry Wentland <harry.wentland@amd.com>
Signed-off-by: default avatarAlex Deucher <alexander.deucher@amd.com>
parent 93ed1814

drivers/gpu/drm/amd/display/dc/dce/dce_hwseq.h

+4 −1
Original line number Diff line number Diff line
@@ -275,6 +275,8 @@ struct dce_hwseq_registers { 
	uint32_t MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_LSB;

	uint32_t MC_VM_SYSTEM_APERTURE_LOW_ADDR;

	uint32_t MC_VM_SYSTEM_APERTURE_HIGH_ADDR;

	uint32_t AZALIA_AUDIO_DTO;

	uint32_t AZALIA_CONTROLLER_CLOCK_GATING;

};

 /* set field name */

#define HWS_SF(blk_name, reg_name, field_name, post_fix)\
@@ -500,7 +502,8 @@ struct dce_hwseq_registers { 
	type D1VGA_MODE_ENABLE; \

	type D2VGA_MODE_ENABLE; \

	type D3VGA_MODE_ENABLE; \

	type D4VGA_MODE_ENABLE;

	type D4VGA_MODE_ENABLE; \

	type AZALIA_AUDIO_DTO_MODULE;



struct dce_hwseq_shift {

	HWSEQ_REG_FIELD_LIST(uint8_t)

CRA Git | Maintained and supported by SUSTech CRA and CCSE