Commit 016add12 authored by Rob Herring's avatar Rob Herring Committed by Linus Walleij
Browse files

ARM: dts: realview: Fix SPI controller node names



SPI controller nodes should be named 'spi' rather than 'ssp'. Fixing the
name enables dtc SPI bus checks.

Cc: Linus Walleij <linus.walleij@linaro.org>
Signed-off-by: default avatarRob Herring <robh@kernel.org>
Signed-off-by: default avatarLinus Walleij <linus.walleij@linaro.org>
parent 5b394b2d
Loading
Loading
Loading
Loading
+1 −1
Original line number Diff line number Diff line
@@ -371,7 +371,7 @@
			clock-names = "uartclk", "apb_pclk";
		};

		ssp: ssp@1000d000 {
		ssp: spi@1000d000 {
			compatible = "arm,pl022", "arm,primecell";
			reg = <0x1000d000 0x1000>;
			clocks = <&sspclk>, <&pclk>;
+1 −1
Original line number Diff line number Diff line
@@ -380,7 +380,7 @@
			clock-names = "apb_pclk";
		};

		pb1176_ssp: ssp@1010b000 {
		pb1176_ssp: spi@1010b000 {
			compatible = "arm,pl022", "arm,primecell";
			reg = <0x1010b000 0x1000>;
			interrupt-parent = <&intc_dc1176>;
+1 −1
Original line number Diff line number Diff line
@@ -523,7 +523,7 @@
			clock-names = "uartclk", "apb_pclk";
		};

		ssp@1000d000 {
		spi@1000d000 {
			compatible = "arm,pl022", "arm,primecell";
			reg = <0x1000d000 0x1000>;
			interrupt-parent = <&intc_pb11mp>;
+1 −1
Original line number Diff line number Diff line
@@ -362,7 +362,7 @@
			clock-names = "uartclk", "apb_pclk";
		};

		ssp: ssp@1000d000 {
		ssp: spi@1000d000 {
			compatible = "arm,pl022", "arm,primecell";
			reg = <0x1000d000 0x1000>;
			clocks = <&sspclk>, <&pclk>;
+1 −1
Original line number Diff line number Diff line
@@ -373,7 +373,7 @@
			clock-names = "apb_pclk";
		};

		ssp@101f4000 {
		spi@101f4000 {
			compatible = "arm,pl022", "arm,primecell";
			reg = <0x101f4000 0x1000>;
			interrupts = <11>;