Commit 0133690e authored by Christian König's avatar Christian König Committed by Alex Deucher
Browse files

drm/amdgpu: change Vega IH ring 1 config 



Disable overflow and enable full drain. This makes fault handling on ring 1
much more reliable since we don't generate back pressure any more.

Signed-off-by: default avatarChristian König <christian.koenig@amd.com>
Acked-by: default avatarChunming Zhou <david1.zhou@amd.com>
Signed-off-by: default avatarAlex Deucher <alexander.deucher@amd.com>
parent 46846ba2

drivers/gpu/drm/amd/amdgpu/vega10_ih.c

+4 −0
Original line number Diff line number Diff line
@@ -203,6 +203,10 @@ static int vega10_ih_irq_init(struct amdgpu_device *adev) 


		ih_rb_cntl = RREG32_SOC15(OSSSYS, 0, mmIH_RB_CNTL_RING1);

		ih_rb_cntl = vega10_ih_rb_cntl(ih, ih_rb_cntl);

		ih_rb_cntl = REG_SET_FIELD(ih_rb_cntl, IH_RB_CNTL,

					   WPTR_OVERFLOW_ENABLE, 0);

		ih_rb_cntl = REG_SET_FIELD(ih_rb_cntl, IH_RB_CNTL,

					   RB_FULL_DRAIN_ENABLE, 1);

		WREG32_SOC15(OSSSYS, 0, mmIH_RB_CNTL_RING1, ih_rb_cntl);



		/* set rptr, wptr to 0 */

CRA Git | Maintained and supported by SUSTech CRA and CCSE