Skip to content
Commit fe9d6d57 authored by Franciszek Zdobylak's avatar Franciszek Zdobylak Committed by Carles Cufí
Browse files

soc: riscv: sifive: fu740: add DDR clk 



Add code that initializes DDR clk alongside other clocks.

Signed-off-by: default avatarFranciszek Zdobylak <fzdobylak@antmicro.com>
parent 661f07ba
Show whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Please to comment

CRA Git | Maintained and supported by SUSTech CRA and CCSE