Commit f9a8a1dc authored by Tim Lin's avatar Tim Lin Committed by Anas Nashif
Browse files

ITE: soc: it8xxx2: move the timer registers to header file 



The free run timer will be used to count before entering hibernate
mode. Move the related registers to the head file for accessing.

Signed-off-by: default avatarTim Lin <tim2.lin@ite.corp-partner.google.com>
parent 8af9e3fc

drivers/timer/ite_it8xxx2_timer.c

+0 −36
Original line number Diff line number Diff line
@@ -14,15 +14,6 @@ 
#include <logging/log.h>

LOG_MODULE_REGISTER(timer, LOG_LEVEL_ERR);



/* Control external timer3~8 */

#define IT8XXX2_EXT_TIMER_BASE	(DT_INST_REG_ADDR(0))/*0x00F01F10*/

#define IT8XXX2_EXT_CTRLX(n)	ECREG(IT8XXX2_EXT_TIMER_BASE + (n << 3))

#define IT8XXX2_EXT_PSRX(n)	ECREG(IT8XXX2_EXT_TIMER_BASE + 0x01 + (n << 3))

#define IT8XXX2_EXT_CNTX(n)	ECREG_u32(IT8XXX2_EXT_TIMER_BASE + 0x04 + \

						(n << 3))

#define IT8XXX2_EXT_CNTOX(n)	ECREG_u32(IT8XXX2_EXT_TIMER_BASE + 0x38 + \

						(n << 2))



/* Event timer configurations */

#define EVENT_TIMER		EXT_TIMER_3

#define EVENT_TIMER_IRQ		DT_INST_IRQ_BY_IDX(0, 0, irq)
@@ -30,13 +21,6 @@ LOG_MODULE_REGISTER(timer, LOG_LEVEL_ERR); 
/* Event timer max count is 512 sec (base on clock source 32768Hz) */

#define EVENT_TIMER_MAX_CNT	0x00FFFFFFUL



/* Free run timer configurations */

#define FREE_RUN_TIMER		EXT_TIMER_4

#define FREE_RUN_TIMER_IRQ	DT_INST_IRQ_BY_IDX(0, 1, irq)

#define FREE_RUN_TIMER_FLAG	DT_INST_IRQ_BY_IDX(0, 1, flags)

/* Free run timer max count is 36.4 hr (base on clock source 32768Hz) */

#define FREE_RUN_TIMER_MAX_CNT	0xFFFFFFFFUL



#ifdef CONFIG_SOC_IT8XXX2_PLL_FLASH_48M

/*

 * One shot timer configurations
@@ -66,26 +50,6 @@ LOG_MODULE_REGISTER(timer, LOG_LEVEL_ERR); 
#define EVEN_TIMER_MAX_CNT_SYS_TICK	(EVENT_TIMER_MAX_CNT \

					/ HW_CNT_PER_SYS_TICK)



enum ext_clk_src_sel {

	EXT_PSR_32P768K = 0,

	EXT_PSR_1P024K,

	EXT_PSR_32,

	EXT_PSR_8M,

};



/*

 * 24-bit timers: external timer 3, 5, and 7

 * 32-bit timers: external timer 4, 6, and 8

 */

enum ext_timer_idx {

	EXT_TIMER_3 = 0,	/* Event timer */

	EXT_TIMER_4,		/* Free run timer */

	EXT_TIMER_5,

	EXT_TIMER_6,

	EXT_TIMER_7,

	EXT_TIMER_8,

};



static struct k_spinlock lock;

/* Last HW count that we called sys_clock_announce() */

static volatile uint32_t last_announced_hw_cnt;

soc/riscv/riscv-ite/common/chip_chipregs.h

+38 −0
Original line number Diff line number Diff line
@@ -1216,6 +1216,44 @@ struct wdt_it8xxx2_regs { 
#define IT8XXX2_EXT_ETXRST		BIT(1)

#define IT8XXX2_EXT_ETXEN		BIT(0)



/* Control external timer3~8 */

#define IT8XXX2_EXT_TIMER_BASE  DT_REG_ADDR(DT_NODELABEL(timer))  /*0x00F01F10*/

#define IT8XXX2_EXT_CTRLX(n)    ECREG(IT8XXX2_EXT_TIMER_BASE + (n << 3))

#define IT8XXX2_EXT_PSRX(n)     ECREG(IT8XXX2_EXT_TIMER_BASE + 0x01 + (n << 3))

#define IT8XXX2_EXT_CNTX(n)     ECREG_u32(IT8XXX2_EXT_TIMER_BASE + 0x04 + \

					(n << 3))

#define IT8XXX2_EXT_CNTOX(n)    ECREG_u32(IT8XXX2_EXT_TIMER_BASE + 0x38 + \

					(n << 2))



/* Free run timer configurations */

#define FREE_RUN_TIMER          EXT_TIMER_4

#define FREE_RUN_TIMER_IRQ      DT_IRQ_BY_IDX(DT_NODELABEL(timer), 1, irq)

/* Free run timer configurations */

#define FREE_RUN_TIMER_FLAG     DT_IRQ_BY_IDX(DT_NODELABEL(timer), 1, flags)

/* Free run timer max count is 36.4 hr (base on clock source 32768Hz) */

#define FREE_RUN_TIMER_MAX_CNT  0xFFFFFFFFUL



#ifndef __ASSEMBLER__

enum ext_clk_src_sel {

	EXT_PSR_32P768K = 0,

	EXT_PSR_1P024K,

	EXT_PSR_32,

	EXT_PSR_8M,

};

/*

 * 24-bit timers: external timer 3, 5, and 7

 * 32-bit timers: external timer 4, 6, and 8

 */

enum ext_timer_idx {

	EXT_TIMER_3 = 0,	/* Event timer */

	EXT_TIMER_4,		/* Free run timer */

	EXT_TIMER_5,

	EXT_TIMER_6,

	EXT_TIMER_7,

	EXT_TIMER_8,

};

#endif



/**

 *

 * Observation external timer

CRA Git | Maintained and supported by SUSTech CRA and CCSE