Commit f4fe84e1 authored by Jimmy Zheng's avatar Jimmy Zheng Committed by Carles Cufi
Browse files

soc: andestech: ae350: support 2 PLIC instances (PLIC, PLIC-SW) 

Andes AE350 integrates 2 PLICs in the platfrom, one for external interrupt
and another for IPI. Adusted Kconfig for total IRQ numbers and support 2
aggregators in the 2nd level interrupt controller.

Signed-off-by: default avatarJimmy Zheng <jimmyzhe@andestech.com>
parent 6d6c87b9

soc/andestech/ae350/Kconfig.defconfig

+7 −1
Changes for soc/andestech/ae350/Kconfig.defconfig: 7 added lines, 1 removed line.
Original line number Diff line number Diff line
@@ -30,11 +30,17 @@ config 2ND_LVL_ISR_TBL_OFFSET 
config 2ND_LVL_INTR_00_OFFSET

	default 11



config 2ND_LVL_INTR_01_OFFSET

	default 3



config MAX_IRQ_PER_AGGREGATOR

	default 52



config NUM_2ND_LEVEL_AGGREGATORS

	default 2



config NUM_IRQS

	default 64

	default 116



choice CACHE_TYPE

	default EXTERNAL_CACHE

CRA Git | Maintained and supported by SUSTech CRA and CCSE