Commit f3f0aa08 authored by Guillaume Gautier's avatar Guillaume Gautier Committed by Martí Bolívar
Browse files

dts: arm: st: l4: lptim2 is available on all stm32l4xx 



Move LPTIM2 from stm32l431 dtsi to the general stm32l4 dtsi since all
STM32L4xx have two LPTIMs.

Signed-off-by: default avatarGuillaume Gautier <guillaume.gautier-ext@st.com>
parent 505b60fc

dts/arm/st/l4/stm32l4.dtsi

+11 −0
Original line number Diff line number Diff line
@@ -410,6 +410,17 @@ 
			status = "disabled";

		};



		lptim2: timers@40009400 {

			compatible = "st,stm32-lptim";

			#address-cells = <1>;

			#size-cells = <0>;

			reg = <0x40009400 0x400>;

			clocks = <&rcc STM32_CLOCK_BUS_APB1_2 0x00000020>;

			interrupts = <66 1>;

			interrupt-names = "wakeup";

			status = "disabled";

		};



		rng: rng@50060800 {

			compatible = "st,stm32-rng";

			reg = <0x50060800 0x400>;

dts/arm/st/l4/stm32l431.dtsi

+0 −11
Original line number Diff line number Diff line
@@ -99,17 +99,6 @@ 
			};

		};



		lptim2: timers@40009400 {

			compatible = "st,stm32-lptim";

			#address-cells = <1>;

			#size-cells = <0>;

			reg = <0x40009400 0x400>;

			clocks = <&rcc STM32_CLOCK_BUS_APB1_2 0x00000020>;

			interrupts = <66 1>;

			interrupt-names = "wakeup";

			status = "disabled";

		};



		can1: can@40006400 {

			compatible = "st,stm32-can";

			reg = <0x40006400 0x400>;

CRA Git | Maintained and supported by SUSTech CRA and CCSE