Commit f2e11e42 authored by Tom Chang's avatar Tom Chang Committed by Carles Cufi
Browse files

dts: npcx: change the default memory configuration of npcx9m7fb



The internal flash size of npcx9m7fb is 512KB. Reduce the default
Code RAM size from 320KB to 256KB because the Code RAM size is limited
by FLASH_SIZE/2 in the Chromebook EC application.

Signed-off-by: default avatarTom Chang <CHChang19@nuvoton.com>
Signed-off-by: default avatarJun Lin <CHLin56@nuvoton.com>
parent 684a27d8
Loading
Loading
Loading
Loading
+4 −4
Original line number Diff line number Diff line
@@ -9,16 +9,16 @@

/ {
	flash0: flash@10070000 {
		reg = <0x10070000 DT_SIZE_K(320)>;
		reg = <0x10070000 DT_SIZE_K(256)>;
	};

	flash1: flash@64000000 {
		reg = <0x64000000 DT_SIZE_K(1024)>;
		reg = <0x64000000 DT_SIZE_K(512)>;
	};

	sram0: memory@200c0000 {
		compatible = "mmio-sram";
		reg = <0x200C0000 DT_SIZE_K(64)>;
		reg = <0x200B0000 DT_SIZE_K(128)>;
	};

	soc-id {
@@ -29,7 +29,7 @@
&qspi_fiu0 {
	int_flash: w25q80@0 {
		compatible ="nuvoton,npcx-fiu-nor";
		size = <DT_SIZE_M(1 * 8)>;
		size = <DT_SIZE_K(512 * 8)>;
		reg = <0>;
		status = "okay";