Commit f0219c35 authored by TOKITA Hiroshi's avatar TOKITA Hiroshi Committed by Fabio Baltieri
Browse files

drivers: pinctrl: Remove renesas,ra-pinctrl driver



Remove the renesas,ra-pinctrl driver, which is no longer
needed after migrating to the FSP-based implementation.

Signed-off-by: default avatarTOKITA Hiroshi <tokita.hiroshi@gmail.com>
parent 8fe55449
Loading
Loading
Loading
Loading
+0 −1
Original line number Diff line number Diff line
@@ -2,7 +2,6 @@
# Copyright (c) 2024 Renesas Electronics Corporation
# SPDX-License-Identifier: Apache-2.0

zephyr_library_sources_ifdef(CONFIG_PINCTRL_RENESAS_RA ra/pinctrl_renesas_ra.c)
zephyr_library_sources_ifdef(CONFIG_PINCTRL_RENESAS_RA_PFS ra/pinctrl_ra.c)
zephyr_library_sources_ifdef(CONFIG_PINCTRL_RZT2M rz/pinctrl_rzt2m.c)
zephyr_library_sources_ifdef(CONFIG_PINCTRL_SMARTBOND smartbond/pinctrl_smartbond.c)
+0 −7
Original line number Diff line number Diff line
@@ -2,13 +2,6 @@
# Copyright (c) 2024 Renesas Electronics Corporation
# SPDX-License-Identifier: Apache-2.0

config PINCTRL_RENESAS_RA
	bool "Renesas RA series pin controller driver"
	default y
	depends on DT_HAS_RENESAS_RA_PINCTRL_ENABLED
	help
	  Enable Renesas RA series pin controller driver.

config PINCTRL_RENESAS_RA_PFS
	bool "Renesas RA pinctrl driver"
	default y
+0 −83
Original line number Diff line number Diff line
/*
 * Copyright (c) 2023 TOKITA Hiroshi <tokita.hiroshi@fujitsu.com>
 *
 * SPDX-License-Identifier: Apache-2.0
 */

#include <zephyr/drivers/pinctrl.h>
#include <zephyr/kernel.h>
#include <string.h>

#define DT_DRV_COMPAT renesas_ra_pinctrl

#define PORT_NUM 15
#define PIN_NUM  16

enum {
	PWPR_PFSWE_POS = 6,
	PWPR_B0WI_POS = 7,
};

static inline uint32_t pinctrl_ra_read_PmnFPS(size_t port, size_t pin)
{
	return sys_read32(DT_INST_REG_ADDR_BY_NAME(0, pfs) + (port * PIN_NUM + pin) * 4);
}

static inline void pinctrl_ra_write_PmnFPS(size_t port, size_t pin, uint32_t value)
{
	sys_write32(value, DT_INST_REG_ADDR_BY_NAME(0, pfs) + (port * PIN_NUM + pin) * 4);
}

static inline uint8_t pinctrl_ra_read_PMISC_PWPR(size_t port, size_t pin)
{
	return sys_read8(DT_INST_REG_ADDR_BY_NAME(0, pmisc_pwpr));
}

static inline void pinctrl_ra_write_PMISC_PWPR(uint8_t value)
{
	sys_write8(value, DT_INST_REG_ADDR_BY_NAME(0, pmisc_pwpr));
}

static void pinctrl_ra_configure_pfs(const pinctrl_soc_pin_t *pinc)
{
	pinctrl_soc_pin_t pincfg;

	memcpy(&pincfg, pinc, sizeof(pinctrl_soc_pin_t));
	pincfg.pin = 0;
	pincfg.port = 0;

	/* Clear PMR bits before configuring */
	if ((pincfg.config & PmnPFS_PMR_POS)) {
		uint32_t val = pinctrl_ra_read_PmnFPS(pinc->port, pinc->pin);

		pinctrl_ra_write_PmnFPS(pinc->port, pinc->pin, val & ~(BIT(PmnPFS_PMR_POS)));
		pinctrl_ra_write_PmnFPS(pinc->port, pinc->pin, pincfg.config & ~PmnPFS_PMR_POS);
	}

	pinctrl_ra_write_PmnFPS(pinc->port, pinc->pin, pincfg.config);
}

int pinctrl_ra_query_config(uint32_t port, uint32_t pin, struct pinctrl_ra_pin *const pincfg)
{
	if (port >= PORT_NUM || pin >= PIN_NUM) {
		return -EINVAL;
	}

	pincfg->config = pinctrl_ra_read_PmnFPS(port, pin);
	return 0;
}

int pinctrl_configure_pins(const pinctrl_soc_pin_t *pins, uint8_t pin_cnt, uintptr_t reg)
{
	pinctrl_ra_write_PMISC_PWPR(0);
	pinctrl_ra_write_PMISC_PWPR(BIT(PWPR_PFSWE_POS));

	for (int i = 0; i < pin_cnt; i++) {
		pinctrl_ra_configure_pfs(&pins[i]);
	}

	pinctrl_ra_write_PMISC_PWPR(0);
	pinctrl_ra_write_PMISC_PWPR(BIT(PWPR_B0WI_POS));

	return 0;
}
+0 −23
Original line number Diff line number Diff line
# Copyright (c) 2023 TOKITA Hiroshi <tokita.hiroshi@fujitsu.com>
# SPDX-License-Identifier: Apache-2.0

description: |
  Renesas RA series pin controller

compatible: "renesas,ra-pinctrl"

include: base.yaml

child-binding:
  description: |
    Definitions for a pinctrl state.
  child-binding:

    properties:
      pinmux:
        required: true
        type: array
        description: |
          An array of pins sharing the same group properties. Each
          element of the array is an integer constructed from the
          pin number and the alternative function of the pin.
+0 −437

File deleted.

Preview size limit exceeded, changes collapsed.

Loading