doc: soc: hwmv2: fix altera dead links (e7b6a08d) · Commits · Wenxi XU / zephyr

boards/altr/max10/doc/index.rst

+2 −2

Original line number	Diff line number	Diff line
		@@ -92,11 +92,11 @@ Reference CPU
		=============

		A reference CPU design of a Nios II/f core is included in the Zephyr tree
		in the :zephyr_file:`soc/altera/zephyr_nios2f/cpu` directory.
		in the :zephyr_file:`soc/altr/zephyr_nios2f/cpu` directory.

		Flash this CPU using the ``nios2-configure-sof`` SDK tool with the FPGA
		configuration file
		:zephyr_file:`soc/altera/zephyr_nios2f/cpu/ghrd_10m50da.sof`:
		:zephyr_file:`soc/altr/zephyr_nios2f/cpu/ghrd_10m50da.sof`:

		.. code-block:: console