Commit ddd0a82a authored by Glauber Maroto Ferreira's avatar Glauber Maroto Ferreira Committed by Anas Nashif
Browse files

esp32 & esp32s2: lint: kconfig 



fixes indentation of esp32 and esp32s2 kconfig
soc files.

Signed-off-by: default avatarGlauber Maroto Ferreira <glauber.ferreira@espressif.com>
parent 4b6db527

soc/xtensa/esp32/Kconfig.soc

+152 −147
Original line number Diff line number Diff line
@@ -73,7 +73,7 @@ menu "SPI RAM config" 
config SPIRAM_TYPE_ESPPSRAM64

	bool "ESP-PSRAM64 or LY68L6400"



	endchoice

endchoice # SPIRAM_TYPE



config ESP_SPIRAM_SIZE

	int "Size of SPIRAM part"
@@ -92,11 +92,11 @@ menu "SPI RAM config" 
	  Select the speed for the SPI RAM chip.

	  If SPI RAM is enabled, we only support three combinations of SPI speed mode we supported now:



		  1. Flash SPI running at 40Mhz and RAM SPI running at 40Mhz

		  2. Flash SPI running at 80Mhz and RAM SPI running at 40Mhz

		  3. Flash SPI running at 80Mhz and RAM SPI running at 80Mhz

	  1. Flash SPI running at 40MHz and RAM SPI running at 40MHz

	  2. Flash SPI running at 80MHz and RAM SPI running at 40MHz

	  3. Flash SPI running at 80MHz and RAM SPI running at 80MHz



		  Note: If the third mode(80Mhz+80Mhz) is enabled for SPI RAM of type 32MBit, one of the HSPI/VSPI host

	  Note: If the third mode(80MHz+80MHz) is enabled for SPI RAM of type 32MBit, one of the HSPI/VSPI host

	  will be occupied by the system. Which SPI host to use can be selected by the config item

	  SPIRAM_OCCUPY_SPI_HOST. Application code should never touch HSPI/VSPI hardware in this case. The

	  option to select 80MHz will only be visible if the flash SPI speed is also 80MHz.
@@ -104,10 +104,12 @@ menu "SPI RAM config" 


config SPIRAM_SPEED_40M

	bool "40MHz clock speed"



config SPIRAM_SPEED_80M

	depends on ESPTOOLPY_FLASHFREQ_80M

	bool "80MHz clock speed"

	endchoice



endchoice # SPIRAM_SPEED



menu "PSRAM clock and cs IO for ESP32-DOWD"
@@ -126,7 +128,8 @@ menu "SPI RAM config" 
	help

	  The PSRAM CS IO can be any unused GPIO, user can config it based on hardware design. If user use

	  1.8V flash and 1.8V psram, this value can only be one of 6, 7, 8, 9, 10, 11, 16, 17.

	endmenu



endmenu # PSRAM clock and cs IO for ESP32-DOWD



menu "PSRAM clock and cs IO for ESP32-D2WD"
@@ -145,7 +148,8 @@ menu "SPI RAM config" 
	help

	  User can config it based on hardware design. For ESP32-D2WD chip, the psram can only be 1.8V psram,

	  so this value can only be one of 6, 7, 8, 9, 10, 11, 16, 17.

		endmenu



endmenu # PSRAM clock and cs IO for ESP32-D2WD



menu "PSRAM clock and cs IO for ESP32-PICO"
@@ -161,7 +165,7 @@ menu "SPI RAM config" 
	  For the reference hardware design, please refer to

	  https://www.espressif.com/sites/default/files/documentation/esp32-pico-d4_datasheet_en.pdf



	endmenu

endmenu # PSRAM clock and cs IO for ESP32-PICO



config SPIRAM_CUSTOM_SPIWP_SD3_PIN

	bool "Use custom SPI PSRAM WP(SD3) Pin when flash pins set in eFuse (read help)"
@@ -195,7 +199,8 @@ menu "SPI RAM config" 
config SPIRAM

	bool

	default y

endmenu



endmenu # SPI RAM config



choice ESP32_UNIVERSAL_MAC_ADDRESSES

	bool "Number of universally administered (by IEEE) MAC address"
@@ -227,7 +232,7 @@ choice ESP32_UNIVERSAL_MAC_ADDRESSES 
	select ESP_MAC_ADDR_UNIVERSE_BT

	select ESP_MAC_ADDR_UNIVERSE_ETH



endchoice

endchoice # ESP32_UNIVERSAL_MAC_ADDRESSES



config ESP_MAC_ADDR_UNIVERSE_WIFI_AP

	bool

soc/xtensa/esp32s2/Kconfig.soc

+8 −8
Original line number Diff line number Diff line
@@ -200,7 +200,7 @@ choice ESP32S2_UNIVERSAL_MAC_ADDRESSES 
	select ESP_MAC_ADDR_UNIVERSE_WIFI_STA

	select ESP_MAC_ADDR_UNIVERSE_WIFI_AP



endchoice

endchoice # ESP32S2_UNIVERSAL_MAC_ADDRESSES



config ESP_MAC_ADDR_UNIVERSE_WIFI_AP

	bool

CRA Git | Maintained and supported by SUSTech CRA and CCSE