Commit d1921cd9 authored by Luc Viala's avatar Luc Viala Committed by Anas Nashif
Browse files

usb: stm32l5: add usb_fs definition to devicetree 



Add USB_FS device definition to devicetree of all STM32L5 SoC family

Signed-off-by: default avatarLuc Viala <luc.viala19@gmail.com>
parent a6342b11

boards/arm/stm32l562e_dk/doc/index.rst

+2 −0
Original line number Diff line number Diff line
@@ -185,6 +185,8 @@ hardware features: 
+-----------+------------+-------------------------------------+

| WATCHDOG  | on-chip    | independent watchdog                |

+-----------+------------+-------------------------------------+

| USB       | on-chip    | usb                                 |

+-----------+------------+-------------------------------------+



Other hardware features are not yet supported on this Zephyr port.

boards/arm/stm32l562e_dk/stm32l562e_dk.yaml

+1 −0
Original line number Diff line number Diff line
@@ -18,5 +18,6 @@ supported: 
  - dma

  - usart

  - arduino_spi

  - usb

ram: 192

flash: 512

boards/arm/stm32l562e_dk/stm32l562e_dk_common.dtsi

+5 −0
Original line number Diff line number Diff line
@@ -146,3 +146,8 @@ 
	cs-gpios = <&gpioe 0 (GPIO_ACTIVE_LOW | GPIO_PULL_UP)>;

	status = "okay";

};



zephyr_udc0: &usb {

	pinctrl-0 = <&usb_dp_pa12 &usb_dm_pa11>;

	status = "okay";

};

dts/arm/st/l5/stm32l5.dtsi

+20 −0
Original line number Diff line number Diff line
@@ -564,6 +564,26 @@ 
			label = "ADC_2";

			#io-channel-cells = <1>;

		};



		usb: usb@4000d400 {

			compatible = "st,stm32-usb";

			reg = <0x4000d400 0x400>;

			interrupts = <73 0>;

			interrupt-names = "usb";

			num-bidir-endpoints = <8>;

			ram-size = <1024>;

			status = "disabled";

			clocks = <&rcc STM32_CLOCK_BUS_APB1_2 0x00200000>;

			phys = <&usb_fs_phy>;

			label = "USB";

		};



	};



	usb_fs_phy: usbphy {

		compatible = "usb-nop-xceiv";

		#phy-cells = <0>;

		label = "USB_FS_PHY";

	};

};

CRA Git | Maintained and supported by SUSTech CRA and CCSE