Commit ce983e77 authored by Yannis Damigos's avatar Yannis Damigos Committed by Kumar Gala
Browse files

dts/arm/st: Fix I2C1 clock property 



Set the correct bit to enable I2C1 clock.

Signed-off-by: default avatarYannis Damigos <giannis.damigos@gmail.com>
parent 4e26f9c3

dts/arm/st/stm32f0.dtsi

+1 −1
Original line number Diff line number Diff line
@@ -132,7 +132,7 @@ 
			#address-cells = <1>;

			#size-cells = <0>;

			reg = <0x40005400 0x400>;

			clocks = <&rcc STM32_CLOCK_BUS_APB1 0x00020000>;

			clocks = <&rcc STM32_CLOCK_BUS_APB1 0x00200000>;

			interrupts = <23 0>;

			interrupt-names = "combined";

			status = "disabled";

dts/arm/st/stm32f1.dtsi

+1 −1
Original line number Diff line number Diff line
@@ -129,7 +129,7 @@ 
			#address-cells = <1>;

			#size-cells = <0>;

			reg = <0x40005400 0x400>;

			clocks = <&rcc STM32_CLOCK_BUS_APB1 0x00020000>;

			clocks = <&rcc STM32_CLOCK_BUS_APB1 0x00200000>;

			interrupts = <31 0>, <32 0>;

			interrupt-names = "event", "error";

			status = "disabled";

dts/arm/st/stm32f3.dtsi

+1 −1
Original line number Diff line number Diff line
@@ -139,7 +139,7 @@ 
			#address-cells = <1>;

			#size-cells = <0>;

			reg = <0x40005400 0x400>;

			clocks = <&rcc STM32_CLOCK_BUS_APB1 0x00020000>;

			clocks = <&rcc STM32_CLOCK_BUS_APB1 0x00200000>;

			interrupts = <31 0>, <32 0>;

			interrupt-names = "event", "error";

			status = "disabled";

dts/arm/st/stm32f4.dtsi

+1 −1
Original line number Diff line number Diff line
@@ -151,7 +151,7 @@ 
			#address-cells = <1>;

			#size-cells = <0>;

			reg = <0x40005400 0x400>;

			clocks = <&rcc STM32_CLOCK_BUS_APB1 0x00020000>;

			clocks = <&rcc STM32_CLOCK_BUS_APB1 0x00200000>;

			interrupts = <31 0>, <32 0>;

			interrupt-names = "event", "error";

			status = "disabled";

dts/arm/st/stm32l0.dtsi

+1 −1
Original line number Diff line number Diff line
@@ -141,7 +141,7 @@ 
			#address-cells = <1>;

			#size-cells = <0>;

			reg = <0x40005400 0x400>;

			clocks = <&rcc STM32_CLOCK_BUS_APB1 0x00020000>;

			clocks = <&rcc STM32_CLOCK_BUS_APB1 0x00200000>;

			interrupts = <23 0>;

			interrupt-names = "combined";

			status = "disabled";

CRA Git | Maintained and supported by SUSTech CRA and CCSE