Commit c81d95b9 authored by Nicolas Pitre's avatar Nicolas Pitre Committed by Johan Hedberg
Browse files

riscv: FPU trap: test case thread typo fix 

Need to wait for both threads.

Signed-off-by: default avatarNicolas Pitre <npitre@baylibre.com>
parent a495fd94

tests/arch/riscv/fpu_sharing/src/main.c

+1 −1
Changes for tests/arch/riscv/fpu_sharing/src/main.c: 1 added line, 1 removed line.
Original line number Diff line number Diff line
@@ -245,7 +245,7 @@ ZTEST(riscv_fpu_sharing, test_multi_thread_interaction) 
			thread2_entry, NULL, NULL, NULL,

			-1, 0, K_NO_WAIT);

	zassert_true(k_thread_join(&thread1, K_FOREVER) == 0);

	zassert_true(k_thread_join(&thread1, K_FOREVER) == 0);

	zassert_true(k_thread_join(&thread2, K_FOREVER) == 0);

}



/*

CRA Git | Maintained and supported by SUSTech CRA and CCSE