soc: stm32: add support for stm32h757 (9fcb1740) · Commits · Wenxi XU / zephyr

drivers/clock_control/clock_stm32_ll_h7.c

+2 −1

Original line number	Diff line number	Diff line
		@@ -109,7 +109,8 @@
		defined(CONFIG_SOC_STM32H747XX_M7) \|\| defined(CONFIG_SOC_STM32H747XX_M4) \|\|\
		defined(CONFIG_SOC_STM32H750XX) \|\|\
		defined(CONFIG_SOC_STM32H753XX) \|\|\
		defined(CONFIG_SOC_STM32H755XX_M7) \|\| defined(CONFIG_SOC_STM32H755XX_M4)
		defined(CONFIG_SOC_STM32H755XX_M7) \|\| defined(CONFIG_SOC_STM32H755XX_M4) \|\|\
		defined(CONFIG_SOC_STM32H757XX_M7) \|\| defined(CONFIG_SOC_STM32H757XX_M4)
		/* All h7 SoC with maximum 480MHz SYSCLK */
		#define SYSCLK_FREQ_MAX 480000000UL
		#define AHB_FREQ_MAX 240000000UL

0 → 100644

+21 −0

Original line number	Diff line number	Diff line
		/*
		* Copyright (C) 2024 Grinn sp. z o.o.
		*
		* SPDX-License-Identifier: Apache-2.0
		*/

		#include <st/h7/stm32h747.dtsi>

		/ {
		soc {
		compatible = "st,stm32h757", "st,stm32h7", "simple-bus";

		cryp: cryp@48021000 {
		compatible = "st,stm32-cryp";
		reg = <0x48021000 0x400>;
		clocks = <&rcc STM32_CLOCK(AHB2, 4U)>;
		interrupts = <79 0>;
		status = "disabled";
		};
		};
		};

0 → 100644

+29 −0

Original line number	Diff line number	Diff line
		/*
		* Copyright (c) 2024 Grinn sp. z o.o.
		*
		* SPDX-License-Identifier: Apache-2.0
		*/

		#include <mem.h>
		#include <st/h7/stm32h757.dtsi>

		/delete-node/ &flash0;

		/ {
		cpus {
		/delete-node/ cpu@0;
		};

		soc {
		flash-controller@52002000 {
		flash1: flash@8100000 {
		reg = <0x08100000 DT_SIZE_K(1024)>;
		bank2-flash-size = <1024>;
		};
		};

		mailbox@58026400 {
		interrupts = <126 0>;
		};
		};
		};

0 → 100644

+34 −0

Original line number	Diff line number	Diff line
		/*
		* Copyright (c) 2024 Grinn sp. z o.o.
		*
		* SPDX-License-Identifier: Apache-2.0
		*/

		#include <mem.h>
		#include <st/h7/stm32h757.dtsi>

		/delete-node/ &flash1;

		/ {
		cpus {
		/delete-node/ cpu@1;
		};

		dtcm: memory@20000000 {
		compatible = "zephyr,memory-region", "arm,dtcm";
		reg = <0x20000000 DT_SIZE_K(128)>;
		zephyr,memory-region = "DTCM";
		};

		soc {
		flash-controller@52002000 {
		flash0: flash@8000000 {
		reg = <0x08000000 DT_SIZE_K(1024)>;
		};
		};

		mailbox@58026400 {
		interrupts = <125 0>;
		};
		};
		};

+4 −0