Commit 86bc75e4 authored by Andrew Boie's avatar Andrew Boie
Browse files

qemu_nios2: increase RAM size 



Reflects RAM increase that we get with SDK 0.8.2.

Change-Id: I5d7157834e29bb56864e81fedfb9766d5e4a24f8
Signed-off-by: default avatarAndrew Boie <andrew.p.boie@intel.com>
parent f61574ee

arch/nios2/soc/nios2-qemu/include/linker.h

+1 −1
Original line number Diff line number Diff line
@@ -70,7 +70,7 @@ 
#define ONCHIP_MEMORY2_0_BEFORE_EXCEPTION_REGION_BASE 0x400000

#define ONCHIP_MEMORY2_0_BEFORE_EXCEPTION_REGION_SPAN 32

#define ONCHIP_MEMORY2_0_REGION_BASE 0x400020

#define ONCHIP_MEMORY2_0_REGION_SPAN 180192

#define ONCHIP_MEMORY2_0_REGION_SPAN 262112

#define RESET_REGION_BASE 0x0

#define RESET_REGION_SPAN 32

arch/nios2/soc/nios2-qemu/include/system.h

+2 −2
Original line number Diff line number Diff line
@@ -247,8 +247,8 @@ 
#define ONCHIP_MEMORY2_0_READ_DURING_WRITE_MODE "DONT_CARE"

#define ONCHIP_MEMORY2_0_SINGLE_CLOCK_OP 0

#define ONCHIP_MEMORY2_0_SIZE_MULTIPLE 1

#define ONCHIP_MEMORY2_0_SIZE_VALUE 180224

#define ONCHIP_MEMORY2_0_SPAN 180224

#define ONCHIP_MEMORY2_0_SIZE_VALUE 262144

#define ONCHIP_MEMORY2_0_SPAN 262144

#define ONCHIP_MEMORY2_0_TYPE "altera_avalon_onchip_memory2"

#define ONCHIP_MEMORY2_0_WRITABLE 1

CRA Git | Maintained and supported by SUSTech CRA and CCSE